2021-09-22 00:01:36 +01:00
|
|
|
/*
|
|
|
|
|
* This file is part of the Aaru Data Preservation Suite.
|
2024-12-19 15:21:40 +00:00
|
|
|
* Copyright (c) 2019-2025 Natalia Portillo.
|
2021-09-22 00:01:36 +01:00
|
|
|
*
|
|
|
|
|
* This library is free software; you can redistribute it and/or modify
|
|
|
|
|
* it under the terms of the GNU Lesser General Public License as
|
|
|
|
|
* published by the Free Software Foundation; either version 2.1 of the
|
|
|
|
|
* License, or (at your option) any later version.
|
|
|
|
|
*
|
|
|
|
|
* This library is distributed in the hope that it will be useful, but
|
|
|
|
|
* WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
|
|
|
* Lesser General Public License for more details.
|
|
|
|
|
*
|
|
|
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
|
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef AARU_CHECKSUMS_NATIVE_FLETCHER32_H
|
|
|
|
|
#define AARU_CHECKSUMS_NATIVE_FLETCHER32_H
|
|
|
|
|
|
|
|
|
|
#define FLETCHER32_MODULE 0xFFFF
|
2023-09-23 23:01:17 +02:00
|
|
|
/* NMAX is the largest n such that 255n(n+1)/2 + (n+1)(FLETCHER32_MODULE-1) <= 2^32-1 */
|
2024-04-30 15:12:48 +01:00
|
|
|
#define NMAX 5552
|
2021-09-22 00:01:36 +01:00
|
|
|
|
2021-09-22 01:27:28 +01:00
|
|
|
typedef struct
|
|
|
|
|
{
|
2021-09-22 00:01:36 +01:00
|
|
|
uint16_t sum1;
|
|
|
|
|
uint16_t sum2;
|
|
|
|
|
} fletcher32_ctx;
|
|
|
|
|
|
2024-04-30 15:12:48 +01:00
|
|
|
AARU_EXPORT fletcher32_ctx *AARU_CALL fletcher32_init();
|
|
|
|
|
AARU_EXPORT int AARU_CALL fletcher32_update(fletcher32_ctx *ctx, const uint8_t *data, uint32_t len);
|
|
|
|
|
AARU_EXPORT int AARU_CALL fletcher32_final(fletcher32_ctx *ctx, uint32_t *checksum);
|
|
|
|
|
AARU_EXPORT void AARU_CALL fletcher32_free(fletcher32_ctx *ctx);
|
2021-09-22 00:01:36 +01:00
|
|
|
|
2024-04-30 15:12:48 +01:00
|
|
|
#if defined(__x86_64__) || defined(__amd64) || defined(_M_AMD64) || defined(_M_X64) || defined(__I386__) || \
|
2023-09-23 02:51:57 +01:00
|
|
|
defined(__i386__) || defined(__THW_INTEL) || defined(_M_IX86)
|
|
|
|
|
|
2024-04-30 15:12:48 +01:00
|
|
|
AARU_EXPORT TARGET_WITH_AVX2 void AARU_CALL fletcher32_avx2(uint16_t *sum1, uint16_t *sum2, const uint8_t *data,
|
|
|
|
|
long len);
|
|
|
|
|
AARU_EXPORT TARGET_WITH_SSSE3 void AARU_CALL fletcher32_ssse3(uint16_t *sum1, uint16_t *sum2, const uint8_t *data,
|
|
|
|
|
long len);
|
2023-09-23 02:51:57 +01:00
|
|
|
|
|
|
|
|
#endif
|
|
|
|
|
|
2023-09-23 02:44:19 +01:00
|
|
|
#if defined(__aarch64__) || defined(_M_ARM64) || defined(__arm__) || defined(_M_ARM)
|
|
|
|
|
|
2024-04-30 15:12:48 +01:00
|
|
|
AARU_EXPORT void AARU_CALL fletcher32_neon(uint16_t *sum1, uint16_t *sum2, const uint8_t *data, uint32_t len);
|
2023-09-23 02:44:19 +01:00
|
|
|
|
|
|
|
|
#endif
|
|
|
|
|
|
2024-04-30 15:12:48 +01:00
|
|
|
#endif // AARU_CHECKSUMS_NATIVE_FLETCHER32_H
|