aaru-dps/Aaru.Checksums.Native
1
0
Fork 0
mirror of https://github.com/aaru-dps/Aaru.Checksums.Native.git synced 2025-12-16 19:24:29 +00:00
Code Issues Packages Projects Releases Wiki Activity

Implement Fletcher-16 using SSSE3 instructions

Browse Source
This commit is contained in:
JosJuice
2023-09-23 20:33:41 +02:00
committed by Natalia Portillo
parent a9b6c4868b
commit 2878dea20d
5 changed files with 327 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

148
tests/fletcher16.cpp
View File

@@ -179,3 +179,151 @@ TEST_F(fletcher16Fixture, fletcher16_auto_2352bytes)
EXPECT_EQ(fletcher, EXPECTED_FLETCHER16_2352BYTES);
}
#if defined(__x86_64__) || defined(__amd64) || defined(_M_AMD64) || defined(_M_X64) || defined(__I386__) || \
defined(__i386__) || defined(__THW_INTEL) || defined(_M_IX86)
TEST_F(fletcher16Fixture, fletcher16_ssse3)
{
if(!have_ssse3()) return;
uint8_t sum1;
uint8_t sum2;
uint32_t fletcher16;
sum1 = 0xFF;
sum2 = 0xFF;
fletcher16_ssse3(&sum1, &sum2, buffer, 1048576);
fletcher16 = (sum2 << 8) | sum1;
EXPECT_EQ(fletcher16, EXPECTED_FLETCHER16);
}
TEST_F(fletcher16Fixture, fletcher16_ssse3_misaligned)
{
if(!have_ssse3()) return;
uint8_t sum1;
uint8_t sum2;
uint32_t fletcher16;
sum1 = 0xFF;
sum2 = 0xFF;
fletcher16_ssse3(&sum1, &sum2, buffer_misaligned + 1, 1048576);
fletcher16 = (sum2 << 8) | sum1;
EXPECT_EQ(fletcher16, EXPECTED_FLETCHER16);
}
TEST_F(fletcher16Fixture, fletcher16_ssse3_1byte)
{
if(!have_ssse3()) return;
uint8_t sum1;
uint8_t sum2;
uint32_t fletcher16;
sum1 = 0xFF;
sum2 = 0xFF;
fletcher16_ssse3(&sum1, &sum2, buffer, 1);
fletcher16 = (sum2 << 8) | sum1;
EXPECT_EQ(fletcher16, EXPECTED_FLETCHER16_1BYTE);
}
TEST_F(fletcher16Fixture, fletcher16_ssse3_7bytes)
{
if(!have_ssse3()) return;
uint8_t sum1;
uint8_t sum2;
uint32_t fletcher16;
sum1 = 0xFF;
sum2 = 0xFF;
fletcher16_ssse3(&sum1, &sum2, buffer, 7);
fletcher16 = (sum2 << 8) | sum1;
EXPECT_EQ(fletcher16, EXPECTED_FLETCHER16_7BYTES);
}
TEST_F(fletcher16Fixture, fletcher16_ssse3_15bytes)
{
if(!have_ssse3()) return;
uint8_t sum1;
uint8_t sum2;
uint32_t fletcher16;
sum1 = 0xFF;
sum2 = 0xFF;
fletcher16_ssse3(&sum1, &sum2, buffer, 15);
fletcher16 = (sum2 << 8) | sum1;
EXPECT_EQ(fletcher16, EXPECTED_FLETCHER16_15BYTES);
}
TEST_F(fletcher16Fixture, fletcher16_ssse3_31bytes)
{
if(!have_ssse3()) return;
uint8_t sum1;
uint8_t sum2;
uint32_t fletcher16;
sum1 = 0xFF;
sum2 = 0xFF;
fletcher16_ssse3(&sum1, &sum2, buffer, 31);
fletcher16 = (sum2 << 8) | sum1;
EXPECT_EQ(fletcher16, EXPECTED_FLETCHER16_31BYTES);
}
TEST_F(fletcher16Fixture, fletcher16_ssse3_63bytes)
{
if(!have_ssse3()) return;
uint8_t sum1;
uint8_t sum2;
uint32_t fletcher16;
sum1 = 0xFF;
sum2 = 0xFF;
fletcher16_ssse3(&sum1, &sum2, buffer, 63);
fletcher16 = (sum2 << 8) | sum1;
EXPECT_EQ(fletcher16, EXPECTED_FLETCHER16_63BYTES);
}
TEST_F(fletcher16Fixture, fletcher16_ssse3_2352bytes)
{
if(!have_ssse3()) return;
uint8_t sum1;
uint8_t sum2;
uint32_t fletcher16;
sum1 = 0xFF;
sum2 = 0xFF;
fletcher16_ssse3(&sum1, &sum2, buffer, 2352);
fletcher16 = (sum2 << 8) | sum1;
EXPECT_EQ(fletcher16, EXPECTED_FLETCHER16_2352BYTES);
}
#endif