aaru-dps/Aaru.Checksums.Native
1
0
Fork 0
mirror of https://github.com/aaru-dps/Aaru.Checksums.Native.git synced 2025-12-16 19:24:29 +00:00
Code Issues Packages Projects Releases Wiki Activity

Implement Fletcher-16 using AVX2 instructions

Browse Source
This commit is contained in:
JosJuice
2023-09-24 09:36:14 +02:00
committed by Natalia Portillo
parent 712281aba5
commit 89382334ec
5 changed files with 352 additions and 11 deletions
Download Patch File Download Diff File Expand all files Collapse all files

164
tests/fletcher16.cpp
View File

@@ -329,6 +329,24 @@ TEST_F(fletcher16Fixture, fletcher16_neon_2352bytes)
#if defined(__x86_64__) || defined(__amd64) || defined(_M_AMD64) || defined(_M_X64) || defined(__I386__) || \
defined(__i386__) || defined(__THW_INTEL) || defined(_M_IX86)
TEST_F(fletcher16Fixture, fletcher16_avx2)
{
if(!have_avx2()) return;
uint8_t sum1;
uint8_t sum2;
uint32_t fletcher16;
sum1 = 0xFF;
sum2 = 0xFF;
fletcher16_avx2(&sum1, &sum2, buffer, 1048576);
fletcher16 = (sum2 << 8) | sum1;
EXPECT_EQ(fletcher16, EXPECTED_FLETCHER16);
}
TEST_F(fletcher16Fixture, fletcher16_ssse3)
{
if(!have_ssse3()) return;
@@ -347,12 +365,30 @@ TEST_F(fletcher16Fixture, fletcher16_ssse3)
EXPECT_EQ(fletcher16, EXPECTED_FLETCHER16);
}
TEST_F(fletcher16Fixture, fletcher16_avx2_misaligned)
{
if(!have_avx2()) return;
uint8_t sum1;
uint8_t sum2;
uint32_t fletcher16;
sum1 = 0xFF;
sum2 = 0xFF;
fletcher16_avx2(&sum1, &sum2, buffer_misaligned + 1, 1048576);
fletcher16 = (sum2 << 8) | sum1;
EXPECT_EQ(fletcher16, EXPECTED_FLETCHER16);
}
TEST_F(fletcher16Fixture, fletcher16_ssse3_misaligned)
{
if(!have_ssse3()) return;
uint8_t sum1;
uint8_t sum2;
uint8_t sum1;
uint8_t sum2;
uint32_t fletcher16;
sum1 = 0xFF;
@@ -365,6 +401,24 @@ TEST_F(fletcher16Fixture, fletcher16_ssse3_misaligned)
EXPECT_EQ(fletcher16, EXPECTED_FLETCHER16);
}
TEST_F(fletcher16Fixture, fletcher16_avx2_1byte)
{
if(!have_avx2()) return;
uint8_t sum1;
uint8_t sum2;
uint32_t fletcher16;
sum1 = 0xFF;
sum2 = 0xFF;
fletcher16_avx2(&sum1, &sum2, buffer, 1);
fletcher16 = (sum2 << 8) | sum1;
EXPECT_EQ(fletcher16, EXPECTED_FLETCHER16_1BYTE);
}
TEST_F(fletcher16Fixture, fletcher16_ssse3_1byte)
{
if(!have_ssse3()) return;
@@ -383,6 +437,24 @@ TEST_F(fletcher16Fixture, fletcher16_ssse3_1byte)
EXPECT_EQ(fletcher16, EXPECTED_FLETCHER16_1BYTE);
}
TEST_F(fletcher16Fixture, fletcher16_avx2_7bytes)
{
if(!have_avx2()) return;
uint8_t sum1;
uint8_t sum2;
uint32_t fletcher16;
sum1 = 0xFF;
sum2 = 0xFF;
fletcher16_avx2(&sum1, &sum2, buffer, 7);
fletcher16 = (sum2 << 8) | sum1;
EXPECT_EQ(fletcher16, EXPECTED_FLETCHER16_7BYTES);
}
TEST_F(fletcher16Fixture, fletcher16_ssse3_7bytes)
{
if(!have_ssse3()) return;
@@ -401,12 +473,30 @@ TEST_F(fletcher16Fixture, fletcher16_ssse3_7bytes)
EXPECT_EQ(fletcher16, EXPECTED_FLETCHER16_7BYTES);
}
TEST_F(fletcher16Fixture, fletcher16_avx2_15bytes)
{
if(!have_avx2()) return;
uint8_t sum1;
uint8_t sum2;
uint32_t fletcher16;
sum1 = 0xFF;
sum2 = 0xFF;
fletcher16_avx2(&sum1, &sum2, buffer, 15);
fletcher16 = (sum2 << 8) | sum1;
EXPECT_EQ(fletcher16, EXPECTED_FLETCHER16_15BYTES);
}
TEST_F(fletcher16Fixture, fletcher16_ssse3_15bytes)
{
if(!have_ssse3()) return;
uint8_t sum1;
uint8_t sum2;
uint8_t sum1;
uint8_t sum2;
uint32_t fletcher16;
sum1 = 0xFF;
@@ -419,12 +509,30 @@ TEST_F(fletcher16Fixture, fletcher16_ssse3_15bytes)
EXPECT_EQ(fletcher16, EXPECTED_FLETCHER16_15BYTES);
}
TEST_F(fletcher16Fixture, fletcher16_avx2_31bytes)
{
if(!have_avx2()) return;
uint8_t sum1;
uint8_t sum2;
uint32_t fletcher16;
sum1 = 0xFF;
sum2 = 0xFF;
fletcher16_avx2(&sum1, &sum2, buffer, 31);
fletcher16 = (sum2 << 8) | sum1;
EXPECT_EQ(fletcher16, EXPECTED_FLETCHER16_31BYTES);
}
TEST_F(fletcher16Fixture, fletcher16_ssse3_31bytes)
{
if(!have_ssse3()) return;
uint8_t sum1;
uint8_t sum2;
uint8_t sum1;
uint8_t sum2;
uint32_t fletcher16;
sum1 = 0xFF;
@@ -437,12 +545,30 @@ TEST_F(fletcher16Fixture, fletcher16_ssse3_31bytes)
EXPECT_EQ(fletcher16, EXPECTED_FLETCHER16_31BYTES);
}
TEST_F(fletcher16Fixture, fletcher16_avx2_63bytes)
{
if(!have_avx2()) return;
uint8_t sum1;
uint8_t sum2;
uint32_t fletcher16;
sum1 = 0xFF;
sum2 = 0xFF;
fletcher16_avx2(&sum1, &sum2, buffer, 63);
fletcher16 = (sum2 << 8) | sum1;
EXPECT_EQ(fletcher16, EXPECTED_FLETCHER16_63BYTES);
}
TEST_F(fletcher16Fixture, fletcher16_ssse3_63bytes)
{
if(!have_ssse3()) return;
uint8_t sum1;
uint8_t sum2;
uint8_t sum1;
uint8_t sum2;
uint32_t fletcher16;
sum1 = 0xFF;
@@ -455,12 +581,30 @@ TEST_F(fletcher16Fixture, fletcher16_ssse3_63bytes)
EXPECT_EQ(fletcher16, EXPECTED_FLETCHER16_63BYTES);
}
TEST_F(fletcher16Fixture, fletcher16_avx2_2352bytes)
{
if(!have_avx2()) return;
uint8_t sum1;
uint8_t sum2;
uint32_t fletcher16;
sum1 = 0xFF;
sum2 = 0xFF;
fletcher16_avx2(&sum1, &sum2, buffer, 2352);
fletcher16 = (sum2 << 8) | sum1;
EXPECT_EQ(fletcher16, EXPECTED_FLETCHER16_2352BYTES);
}
TEST_F(fletcher16Fixture, fletcher16_ssse3_2352bytes)
{
if(!have_ssse3()) return;
uint8_t sum1;
uint8_t sum2;
uint8_t sum1;
uint8_t sum2;
uint32_t fletcher16;
sum1 = 0xFF;