mirror of
https://github.com/aaru-dps/Aaru.Checksums.Native.git
synced 2025-12-16 11:14:29 +00:00
124 lines
3.3 KiB
C
124 lines
3.3 KiB
C
/*
|
|
* This file is part of the Aaru Data Preservation Suite.
|
|
* Copyright (c) 2019-2023 Natalia Portillo.
|
|
*
|
|
* This library is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU Lesser General Public License as
|
|
* published by the Free Software Foundation; either version 2.1 of the
|
|
* License, or (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful, but
|
|
* WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#ifndef AARU_CHECKSUMS_NATIVE_SIMD_H
|
|
#define AARU_CHECKSUMS_NATIVE_SIMD_H
|
|
|
|
#ifdef _MSC_VER
|
|
#define ALIGNED_(n) __declspec(align(n))
|
|
#else
|
|
#define ALIGNED_(n) __attribute__((aligned(n)))
|
|
#endif
|
|
|
|
#if defined(__x86_64__) || defined(__amd64) || defined(_M_AMD64) || defined(_M_X64) || defined(__I386__) || \
|
|
defined(__i386__) || defined(__THW_INTEL) || defined(_M_IX86)
|
|
|
|
#ifdef _MSC_VER
|
|
#define AVX2
|
|
#define SSSE3
|
|
#define CLMUL
|
|
#else
|
|
#define AVX2 __attribute__((target("avx2")))
|
|
#define SSSE3 __attribute__((target("ssse3")))
|
|
#define CLMUL __attribute__((target("pclmul,sse4.1")))
|
|
#endif
|
|
|
|
AARU_EXPORT int have_clmul(void);
|
|
AARU_EXPORT int have_ssse3(void);
|
|
AARU_EXPORT int have_avx2(void);
|
|
#endif
|
|
|
|
#if(defined(__arm__) || defined(_M_ARM)) && !defined(_WIN32)
|
|
#define HWCAP_NEON (1 << 12)
|
|
#define HWCAP2_AES (1 << 0)
|
|
#define HWCAP2_CRC32 (1 << 4)
|
|
#endif
|
|
|
|
#if(defined(__aarch64__) || defined(_M_ARM64)) && !defined(_WIN32)
|
|
#define HWCAP_NEON (1 << 1)
|
|
#define HWCAP_AES (1 << 3)
|
|
#define HWCAP_CRC32 (1 << 7)
|
|
#endif
|
|
|
|
#if defined(__aarch64__) || defined(_M_ARM64) || defined(__arm__) || defined(_M_ARM)
|
|
AARU_EXPORT int have_neon(void);
|
|
AARU_EXPORT int have_arm_crc32(void);
|
|
AARU_EXPORT int have_arm_crypto(void);
|
|
#endif
|
|
|
|
#if defined(__aarch64__) || defined(_M_ARM64) || defined(__arm__) || defined(_M_ARM)
|
|
|
|
#ifndef __ARM_FEATURE_CRC32
|
|
#define __ARM_FEATURE_CRC32 1
|
|
#endif
|
|
|
|
#ifdef _MSC_VER
|
|
|
|
#define TARGET_ARMV8_WITH_CRC
|
|
#define TARGET_WITH_CRYPTO
|
|
#define TARGET_WITH_SIMD
|
|
|
|
#else // _MSC_VER
|
|
|
|
#if defined(__aarch64__) || defined(_M_ARM64)
|
|
|
|
#ifdef __clang__
|
|
#define TARGET_ARMV8_WITH_CRC __attribute__((target("crc")))
|
|
#else
|
|
#define TARGET_ARMV8_WITH_CRC __attribute__((target("+crc")))
|
|
#endif
|
|
|
|
#ifdef __clang__
|
|
#define TARGET_WITH_CRYPTO __attribute__((target("crypto")))
|
|
#else
|
|
#define TARGET_WITH_CRYPTO __attribute__((target("+crypto")))
|
|
#endif
|
|
|
|
#define TARGET_WITH_SIMD
|
|
#else
|
|
|
|
#if __ARM_ARCH >= 8
|
|
|
|
#ifdef __clang__
|
|
#define TARGET_ARMV8_WITH_CRC __attribute__((target("armv8-a,crc")))
|
|
#else
|
|
#define TARGET_ARMV8_WITH_CRC __attribute__((target("arch=armv8-a+crc")))
|
|
#endif
|
|
|
|
#endif // __ARM_ARCH >= 8
|
|
|
|
#ifdef __clang__
|
|
#define TARGET_WITH_CRYPTO __attribute__((target("armv8-a,crypto")))
|
|
#else
|
|
#define TARGET_WITH_CRYPTO __attribute__((target("fpu=crypto-neon-fp-armv8")))
|
|
#endif
|
|
|
|
#ifdef __clang__
|
|
#define TARGET_WITH_SIMD __attribute__((target("neon")))
|
|
#else
|
|
#define TARGET_WITH_SIMD __attribute__((target("fpu=neon")))
|
|
#endif
|
|
|
|
#endif // __aarch64__ || _M_ARM64
|
|
|
|
#endif // _MSC_VER
|
|
|
|
#endif // __aarch64__ || _M_ARM64 || __arm__ || _M_ARM
|
|
|
|
#endif // AARU_CHECKSUMS_NATIVE_CRC32_SIMD_H
|