2017-05-30 03:38:38 +02:00
|
|
|
/*
|
|
|
|
|
* 86Box A hypervisor and IBM PC system emulator that specializes in
|
|
|
|
|
* running old operating systems and software designed for IBM
|
|
|
|
|
* PC systems and compatibles from 1981 through fairly recent
|
|
|
|
|
* system designs based on the PCI bus.
|
|
|
|
|
*
|
|
|
|
|
* This file is part of the 86Box distribution.
|
|
|
|
|
*
|
|
|
|
|
* Implementation of the Intel 430FX PCISet chip.
|
|
|
|
|
*
|
|
|
|
|
* Version: @(#)i430fx.c 1.0.0 2017/05/30
|
|
|
|
|
*
|
|
|
|
|
* Author: Sarah Walker, <http://pcem-emulator.co.uk/>
|
|
|
|
|
* Miran Grca, <mgrca8@gmail.com>
|
|
|
|
|
* Copyright 2008-2017 Sarah Walker.
|
|
|
|
|
* Copyright 2016-2017 Miran Grca.
|
|
|
|
|
*/
|
|
|
|
|
|
2016-06-26 00:34:39 +02:00
|
|
|
#include <string.h>
|
|
|
|
|
|
|
|
|
|
#include "ibm.h"
|
|
|
|
|
#include "mem.h"
|
|
|
|
|
#include "pci.h"
|
|
|
|
|
|
|
|
|
|
#include "i430fx.h"
|
|
|
|
|
|
|
|
|
|
static uint8_t card_i430fx[256];
|
|
|
|
|
|
|
|
|
|
static void i430fx_map(uint32_t addr, uint32_t size, int state)
|
|
|
|
|
{
|
|
|
|
|
switch (state & 3)
|
|
|
|
|
{
|
|
|
|
|
case 0:
|
|
|
|
|
mem_set_mem_state(addr, size, MEM_READ_EXTERNAL | MEM_WRITE_EXTERNAL);
|
|
|
|
|
break;
|
|
|
|
|
case 1:
|
|
|
|
|
mem_set_mem_state(addr, size, MEM_READ_INTERNAL | MEM_WRITE_EXTERNAL);
|
|
|
|
|
break;
|
|
|
|
|
case 2:
|
|
|
|
|
mem_set_mem_state(addr, size, MEM_READ_EXTERNAL | MEM_WRITE_INTERNAL);
|
|
|
|
|
break;
|
|
|
|
|
case 3:
|
|
|
|
|
mem_set_mem_state(addr, size, MEM_READ_INTERNAL | MEM_WRITE_INTERNAL);
|
|
|
|
|
break;
|
|
|
|
|
}
|
|
|
|
|
flushmmucache_nopc();
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void i430fx_write(int func, int addr, uint8_t val, void *priv)
|
|
|
|
|
{
|
|
|
|
|
if (func)
|
2017-06-02 01:38:25 +02:00
|
|
|
return;
|
|
|
|
|
|
|
|
|
|
if (addr >= 0x10 && addr < 0x4f)
|
|
|
|
|
return;
|
2016-06-26 00:34:39 +02:00
|
|
|
|
|
|
|
|
switch (addr)
|
|
|
|
|
{
|
|
|
|
|
case 0x00: case 0x01: case 0x02: case 0x03:
|
|
|
|
|
case 0x08: case 0x09: case 0x0a: case 0x0b:
|
2017-06-02 01:38:25 +02:00
|
|
|
case 0x0c: case 0x0e:
|
2016-06-26 00:34:39 +02:00
|
|
|
return;
|
2017-06-02 01:38:25 +02:00
|
|
|
|
|
|
|
|
case 0x04: /*Command register*/
|
|
|
|
|
val &= 0x02;
|
|
|
|
|
val |= 0x04;
|
|
|
|
|
break;
|
|
|
|
|
case 0x05:
|
|
|
|
|
val = 0;
|
|
|
|
|
break;
|
2016-06-26 00:34:39 +02:00
|
|
|
|
2017-06-02 01:38:25 +02:00
|
|
|
case 0x06: /*Status*/
|
|
|
|
|
val = 0;
|
|
|
|
|
break;
|
|
|
|
|
case 0x07:
|
|
|
|
|
val = 0x02;
|
|
|
|
|
break;
|
|
|
|
|
|
2016-06-26 00:34:39 +02:00
|
|
|
case 0x59: /*PAM0*/
|
|
|
|
|
if ((card_i430fx[0x59] ^ val) & 0xf0)
|
|
|
|
|
{
|
|
|
|
|
i430fx_map(0xf0000, 0x10000, val >> 4);
|
|
|
|
|
shadowbios = (val & 0x10);
|
|
|
|
|
}
|
|
|
|
|
pclog("i430fx_write : PAM0 write %02X\n", val);
|
|
|
|
|
break;
|
|
|
|
|
case 0x5a: /*PAM1*/
|
|
|
|
|
if ((card_i430fx[0x5a] ^ val) & 0x0f)
|
|
|
|
|
i430fx_map(0xc0000, 0x04000, val & 0xf);
|
|
|
|
|
if ((card_i430fx[0x5a] ^ val) & 0xf0)
|
|
|
|
|
i430fx_map(0xc4000, 0x04000, val >> 4);
|
|
|
|
|
break;
|
|
|
|
|
case 0x5b: /*PAM2*/
|
|
|
|
|
if ((card_i430fx[0x5b] ^ val) & 0x0f)
|
|
|
|
|
i430fx_map(0xc8000, 0x04000, val & 0xf);
|
|
|
|
|
if ((card_i430fx[0x5b] ^ val) & 0xf0)
|
|
|
|
|
i430fx_map(0xcc000, 0x04000, val >> 4);
|
|
|
|
|
break;
|
|
|
|
|
case 0x5c: /*PAM3*/
|
|
|
|
|
if ((card_i430fx[0x5c] ^ val) & 0x0f)
|
|
|
|
|
i430fx_map(0xd0000, 0x04000, val & 0xf);
|
|
|
|
|
if ((card_i430fx[0x5c] ^ val) & 0xf0)
|
|
|
|
|
i430fx_map(0xd4000, 0x04000, val >> 4);
|
|
|
|
|
break;
|
|
|
|
|
case 0x5d: /*PAM4*/
|
|
|
|
|
if ((card_i430fx[0x5d] ^ val) & 0x0f)
|
|
|
|
|
i430fx_map(0xd8000, 0x04000, val & 0xf);
|
|
|
|
|
if ((card_i430fx[0x5d] ^ val) & 0xf0)
|
|
|
|
|
i430fx_map(0xdc000, 0x04000, val >> 4);
|
|
|
|
|
break;
|
|
|
|
|
case 0x5e: /*PAM5*/
|
|
|
|
|
if ((card_i430fx[0x5e] ^ val) & 0x0f)
|
|
|
|
|
i430fx_map(0xe0000, 0x04000, val & 0xf);
|
|
|
|
|
if ((card_i430fx[0x5e] ^ val) & 0xf0)
|
|
|
|
|
i430fx_map(0xe4000, 0x04000, val >> 4);
|
|
|
|
|
pclog("i430fx_write : PAM5 write %02X\n", val);
|
|
|
|
|
break;
|
|
|
|
|
case 0x5f: /*PAM6*/
|
|
|
|
|
if ((card_i430fx[0x5f] ^ val) & 0x0f)
|
|
|
|
|
i430fx_map(0xe8000, 0x04000, val & 0xf);
|
|
|
|
|
if ((card_i430fx[0x5f] ^ val) & 0xf0)
|
|
|
|
|
i430fx_map(0xec000, 0x04000, val >> 4);
|
|
|
|
|
pclog("i430fx_write : PAM6 write %02X\n", val);
|
|
|
|
|
break;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
card_i430fx[addr] = val;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
uint8_t i430fx_read(int func, int addr, void *priv)
|
|
|
|
|
{
|
|
|
|
|
if (func)
|
|
|
|
|
return 0xff;
|
|
|
|
|
|
|
|
|
|
return card_i430fx[addr];
|
|
|
|
|
}
|
|
|
|
|
|
2017-01-31 20:39:36 +01:00
|
|
|
void i430fx_reset(void)
|
2016-06-26 00:34:39 +02:00
|
|
|
{
|
|
|
|
|
memset(card_i430fx, 0, 256);
|
|
|
|
|
card_i430fx[0x00] = 0x86; card_i430fx[0x01] = 0x80; /*Intel*/
|
|
|
|
|
card_i430fx[0x02] = 0x22; card_i430fx[0x03] = 0x01; /*SB82437FX-66*/
|
|
|
|
|
card_i430fx[0x04] = 0x06; card_i430fx[0x05] = 0x00;
|
|
|
|
|
card_i430fx[0x06] = 0x00; card_i430fx[0x07] = 0x82;
|
|
|
|
|
if (romset == ROM_MB500N) card_i430fx[0x07] = 0x02;
|
|
|
|
|
card_i430fx[0x08] = 0x00; /*A0 stepping*/
|
|
|
|
|
card_i430fx[0x09] = 0x00; card_i430fx[0x0a] = 0x00; card_i430fx[0x0b] = 0x06;
|
|
|
|
|
card_i430fx[0x52] = 0x40; /*256kb PLB cache*/
|
|
|
|
|
if (romset == ROM_MB500N)
|
|
|
|
|
{
|
|
|
|
|
card_i430fx[0x52] = 0x42;
|
|
|
|
|
card_i430fx[0x53] = 0x14;
|
|
|
|
|
card_i430fx[0x56] = 0x52; /*DRAM control*/
|
|
|
|
|
}
|
|
|
|
|
card_i430fx[0x57] = 0x01;
|
|
|
|
|
card_i430fx[0x60] = card_i430fx[0x61] = card_i430fx[0x62] = card_i430fx[0x63] = card_i430fx[0x64] = 0x02;
|
|
|
|
|
if (romset == ROM_MB500N)
|
|
|
|
|
{
|
|
|
|
|
card_i430fx[0x67] = 0x11;
|
|
|
|
|
card_i430fx[0x69] = 0x03;
|
|
|
|
|
card_i430fx[0x70] = 0x20;
|
|
|
|
|
}
|
|
|
|
|
card_i430fx[0x72] = 0x02;
|
|
|
|
|
if (romset == ROM_MB500N)
|
|
|
|
|
{
|
|
|
|
|
card_i430fx[0x74] = 0x0e;
|
|
|
|
|
card_i430fx[0x78] = 0x23;
|
|
|
|
|
}
|
2017-01-31 20:39:36 +01:00
|
|
|
}
|
2016-06-26 00:34:39 +02:00
|
|
|
|
2017-01-31 20:39:36 +01:00
|
|
|
void i430fx_pci_reset(void)
|
|
|
|
|
{
|
2017-05-21 19:16:23 +02:00
|
|
|
i430fx_write(0, 0x59, 0x00, NULL);
|
2017-01-31 20:39:36 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void i430fx_init()
|
|
|
|
|
{
|
|
|
|
|
pci_add_specific(0, i430fx_read, i430fx_write, NULL);
|
|
|
|
|
|
|
|
|
|
i430fx_reset();
|
|
|
|
|
|
|
|
|
|
pci_reset_handler.pci_master_reset = i430fx_pci_reset;
|
2016-06-26 00:34:39 +02:00
|
|
|
}
|