claunia/86Box
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

PCI changes to accomodate the SiS TRC stuff.

Browse Source
This commit is contained in:
OBattler
2024-01-06 01:55:38 +01:00
parent 937e2a52f8
commit 41766a6a1d
2 changed files with 4 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
src/include/86box/pci.h
View File

@@ -71,6 +71,7 @@
#define FLAG_CONFIG_M1_IO_ON 0x00000020 #define FLAG_CONFIG_M1_IO_ON 0x00000020
#define FLAG_NO_IRQ_STEERING 0x00000040 #define FLAG_NO_IRQ_STEERING 0x00000040
#define FLAG_NO_BRIDGES 0x00000080 #define FLAG_NO_BRIDGES 0x00000080
#define FLAG_TRC_CONTROLS_SRST 0x00000100
#define FLAG_MECHANISM_MASK FLAG_MECHANISM_1 | FLAG_MECHANISM_2 #define FLAG_MECHANISM_MASK FLAG_MECHANISM_1 | FLAG_MECHANISM_2
#define FLAG_MASK 0x0000007f #define FLAG_MASK 0x0000007f

3
src/pci.c
View File

@@ -424,6 +424,9 @@ pci_write(uint16_t port, uint8_t val, UNUSED(void *priv))
} }
break; break;
case 0xcf9: case 0xcf9:
if (pci_flags & FLAG_TRC_CONTROLS_SRST)
cpu_cpusrst_on_sr = !(val & 0x10);
if (!(pci_trc_reg & 4) && (val & 4)) if (!(pci_trc_reg & 4) && (val & 4))
pci_trc_reset(val); pci_trc_reset(val);