claunia/86Box
1
0
Fork 0
Code Issues Pull Requests Actions 3 Packages Projects Releases Wiki Activity

Actually do interlacing right on B69000 (August 14th, 2025)

Browse Source
This commit is contained in:
TC1995
2025-08-14 00:06:56 +02:00
parent 6cc0b41dd5
commit ed7d811e65
1 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
src/video/vid_chips_69000.c
View File

@@ -1102,10 +1102,8 @@ chips_69000_recalctimings(svga_t *svga)
svga->rowoffset |= (svga->crtc[0x41] & 0xF) << 8;
svga->interlace = !!(svga->crtc[0x70] & 0x80);
if (svga->hdisp == 1280 && svga->dispend == 1024) {
svga->interlace = 0;
}
if (svga->interlace)
svga->dispend >>= 1;
switch (chips->ext_regs[0x81] & 0xF) {
default:
@@ -1146,6 +1144,8 @@ chips_69000_recalctimings(svga_t *svga)
if (svga->dispend > (((chips->flat_panel_regs[0x30] | ((chips->flat_panel_regs[0x35] & 0xF) << 8)) + 1))) {
svga->dispend = svga->vsyncstart = svga->vblankstart = ((chips->flat_panel_regs[0x30] | ((chips->flat_panel_regs[0x35] & 0xF) << 8)) + 1);
if (svga->interlace)
svga->dispend >>= 1;
}
//svga->hdisp = ((chips->flat_panel_regs[0x20] | ((chips->flat_panel_regs[0x25] & 0xF) << 8)) + 1) << 3;
//svga->htotal = ((chips->flat_panel_regs[0x23] | ((chips->flat_panel_regs[0x26] & 0xF) << 8)) + 5) << 3;