claunia/86Box
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Fixed bugs that were preventing NVR and Flash files from behind saved;

Browse Source 
A lot of clean ups from waltje;
Start of a directory structure for the code, thanks to waltje.
This commit is contained in:
OBattler
2017-05-06 17:48:33 +02:00
parent e2a717deae
commit f6612fb33b
344 changed files with 2011 additions and 1870 deletions
Download Patch File Download Diff File Expand all files Collapse all files

101
src/VIDEO/vid_cl_ramdac.c Normal file
View File

@@ -0,0 +1,101 @@
#include "../ibm.h"
#include "../mem.h"
#include "../rom.h"
#include "../device.h"
#include "video.h"
#include "vid_svga.h"
#include "vid_cl_ramdac.h"
#include "vid_cl_gd.h"
#include "vid_cl_gd_blit.h"
void cl_ramdac_out(uint16_t addr, uint8_t val, cl_ramdac_t *ramdac, void *clgd, svga_t *svga)
{
clgd_t *real_clgd = (clgd_t *) clgd;
//pclog("OUT RAMDAC %04X %02X\n",addr,val);
switch (addr)
{
case 0x3C6:
if (ramdac->state == 4)
{
ramdac->state = 0;
ramdac->ctrl = val;
svga_recalctimings(svga);
return;
}
ramdac->state = 0;
break;
case 0x3C7: case 0x3C8:
ramdac->state = 0;
break;
case 0x3C9:
if (svga->seqregs[0x12] & CIRRUS_CURSOR_HIDDENPEL)
{
ramdac->state = 0;
svga->fullchange = changeframecount;
switch (svga->dac_pos)
{
case 0:
real_clgd->hiddenpal[svga->dac_write & 0xf].r = val & 63;
svga->dac_pos++;
break;
case 1:
real_clgd->hiddenpal[svga->dac_write & 0xf].g = val & 63;
svga->dac_pos++;
break;
case 2:
real_clgd->hiddenpal[svga->dac_write & 0xf].b = val & 63;
svga->dac_pos = 0;
svga->dac_write = (svga->dac_write + 1) & 255;
break;
}
return;
}
ramdac->state = 0;
break;
}
svga_out(addr, val, svga);
}
uint8_t cl_ramdac_in(uint16_t addr, cl_ramdac_t *ramdac, void *clgd, svga_t *svga)
{
clgd_t *real_clgd = (clgd_t *) clgd;
//pclog("IN RAMDAC %04X\n",addr);
switch (addr)
{
case 0x3C6:
if (ramdac->state == 4)
{
ramdac->state = 0;
return ramdac->ctrl;
}
ramdac->state++;
break;
case 0x3C7: case 0x3C8:
ramdac->state = 0;
break;
case 0x3C9:
if (svga->seqregs[0x12] & CIRRUS_CURSOR_HIDDENPEL)
{
ramdac->state = 0;
switch (svga->dac_pos)
{
case 0:
svga->dac_pos++;
return real_clgd->hiddenpal[svga->dac_read & 0xf].r;
case 1:
svga->dac_pos++;
return real_clgd->hiddenpal[svga->dac_read & 0xf].g;
case 2:
svga->dac_pos=0;
svga->dac_read = (svga->dac_read + 1) & 255;
return real_clgd->hiddenpal[(svga->dac_read - 1) & 15].b;
}
}
ramdac->state = 0;
break;
}
return svga_in(addr, svga);
}