Vastly overhauled the UI, there's now a completely new Settings dialog as well as a status bar with disk activity icons and removable drive menus;
Thoroughly clean up the code to vastly reduce the number of compiler warnings and found and fixed several bugs in the process; Applied all mainline PCem commits; Added SCSI hard disk emulation; Commented out all unfinished machines and graphics cards; Added the AOpen AP53 and ASUS P/I-P55T2 machines as well as another Tyan 440FX machine, all three with AMI WinBIOS (patch from TheCollector1995); Added the Diamond Stealth 3D 3000 (S3 ViRGE/VX) graphics card (patch from TheCollector1995); Added the PS/2 XT IDE (AccuLogic) HDD Controller (patch from TheCollector1995); Added Microsoft/Logitech Bus Mouse emulation (patch from waltje); Overhauled the makefiles (patch from waltje); Added the Adaptec AHA-1542CF SCSI controller (patch from waltje); Added preliminary (but still unfinished) Adaptec AHA-154x SCSI controller BIOS support (patch from waltje); Added an ISABugger debugging device (patch from waltje); Added sanity checks to the Direct3D code.
This commit is contained in:
OBattler
335
src/fdc37c669.c
Normal file
335
src/fdc37c669.c
Normal file
@@ -0,0 +1,335 @@
|
||||
/*
|
||||
SMSC SMC FDC37C669 Super I/O Chip
|
||||
Used by the 430TX
|
||||
*/
|
||||
|
||||
#include "ibm.h"
|
||||
|
||||
#include "disc.h"
|
||||
#include "fdc.h"
|
||||
#include "fdd.h"
|
||||
#include "io.h"
|
||||
#include "ide.h"
|
||||
#include "lpt.h"
|
||||
#include "serial.h"
|
||||
#include "fdc37c669.h"
|
||||
|
||||
static int fdc37c669_locked;
|
||||
static int fdc37c669_rw_locked = 0;
|
||||
static int fdc37c669_curreg = 0;
|
||||
static uint8_t fdc37c669_regs[42];
|
||||
static uint8_t tries;
|
||||
|
||||
static uint16_t fdc_valid_ports[2] = {0x3F0, 0x370};
|
||||
static uint16_t ide_valid_ports[2] = {0x1F0, 0x170};
|
||||
static uint16_t ide_as_valid_ports[2] = {0x3F6, 0x376};
|
||||
static uint16_t lpt1_valid_ports[3] = {0x3BC, 0x378, 0x278};
|
||||
static uint16_t com1_valid_ports[9] = {0x3F8, 0x2F8, 0x338, 0x3E8, 0x2E8, 0x220, 0x238, 0x2E0, 0x228};
|
||||
static uint16_t com2_valid_ports[9] = {0x3F8, 0x2F8, 0x338, 0x3E8, 0x2E8, 0x220, 0x238, 0x2E0, 0x228};
|
||||
|
||||
static uint8_t is_in_array(uint16_t *port_array, uint8_t max, uint16_t port)
|
||||
{
|
||||
uint8_t i = 0;
|
||||
|
||||
for (i = 0; i < max; i++)
|
||||
{
|
||||
if (port_array[i] == port) return 1;
|
||||
}
|
||||
return 0;
|
||||
}
|
||||
|
||||
static uint16_t make_port(uint8_t reg)
|
||||
{
|
||||
uint16_t p = 0;
|
||||
|
||||
switch(reg)
|
||||
{
|
||||
case 0x20:
|
||||
p = ((uint16_t) (fdc37c669_regs[reg] & 0xfc)) << 2;
|
||||
p &= 0xFF0;
|
||||
if ((p < 0x100) || (p > 0x3F0)) p = 0x3F0;
|
||||
if (!(is_in_array(fdc_valid_ports, 2, p))) p = 0x3F0;
|
||||
fdc37c669_regs[reg] = ((p >> 2) & 0xfc) | (fdc37c669_regs[reg] & 3);
|
||||
break;
|
||||
case 0x21:
|
||||
p = ((uint16_t) (fdc37c669_regs[reg] & 0xfc)) << 2;
|
||||
p &= 0xFF0;
|
||||
if ((p < 0x100) || (p > 0x3F0)) p = 0x1F0;
|
||||
if (!(is_in_array(ide_valid_ports, 2, p))) p = 0x1F0;
|
||||
fdc37c669_regs[reg] = ((p >> 2) & 0xfc) | (fdc37c669_regs[reg] & 3);
|
||||
break;
|
||||
case 0x22:
|
||||
p = ((uint16_t) (fdc37c669_regs[reg] & 0xfc)) << 2;
|
||||
p &= 0xFF0;
|
||||
if ((p < 0x106) || (p > 0x3F6)) p = 0x3F6;
|
||||
if (!(is_in_array(ide_as_valid_ports, 2, p))) p = 0x3F6;
|
||||
fdc37c669_regs[reg] = ((p >> 2) & 0xfc) | (fdc37c669_regs[reg] & 3);
|
||||
break;
|
||||
case 0x23:
|
||||
p = ((uint16_t) (fdc37c669_regs[reg] & 0xff)) << 2;
|
||||
p &= 0xFFC;
|
||||
if ((p < 0x100) || (p > 0x3F8)) p = 0x378;
|
||||
if (!(is_in_array(lpt1_valid_ports, 3, p))) p = 0x378;
|
||||
fdc37c669_regs[reg] = (p >> 2);
|
||||
break;
|
||||
case 0x24:
|
||||
p = ((uint16_t) (fdc37c669_regs[reg] & 0xfe)) << 2;
|
||||
p &= 0xFF8;
|
||||
if ((p < 0x100) || (p > 0x3F8)) p = 0x3F8;
|
||||
if (!(is_in_array(com1_valid_ports, 9, p))) p = 0x3F8;
|
||||
fdc37c669_regs[reg] = ((p >> 2) & 0xfe) | (fdc37c669_regs[reg] & 1);
|
||||
break;
|
||||
case 0x25:
|
||||
p = ((uint16_t) (fdc37c669_regs[reg] & 0xfe)) << 2;
|
||||
p &= 0xFF8;
|
||||
if ((p < 0x100) || (p > 0x3F8)) p = 0x2F8;
|
||||
if (!(is_in_array(com2_valid_ports, 9, p))) p = 0x2F8;
|
||||
fdc37c669_regs[reg] = ((p >> 2) & 0xfe) | (fdc37c669_regs[reg] & 1);
|
||||
break;
|
||||
}
|
||||
|
||||
return p;
|
||||
}
|
||||
|
||||
void fdc37c669_write(uint16_t port, uint8_t val, void *priv)
|
||||
{
|
||||
uint8_t index = (port & 1) ? 0 : 1;
|
||||
uint8_t valxor = 0;
|
||||
uint8_t max = 42;
|
||||
pclog("fdc37c669_write : port=%04x reg %02X = %02X locked=%i\n", port, fdc37c669_curreg, val, fdc37c669_locked);
|
||||
|
||||
if (index)
|
||||
{
|
||||
if ((val == 0x55) && !fdc37c669_locked)
|
||||
{
|
||||
if (tries)
|
||||
{
|
||||
fdc37c669_locked = 1;
|
||||
tries = 0;
|
||||
}
|
||||
else
|
||||
{
|
||||
tries++;
|
||||
}
|
||||
}
|
||||
else
|
||||
{
|
||||
if (fdc37c669_locked)
|
||||
{
|
||||
if (val < max) fdc37c669_curreg = val;
|
||||
if (val == 0xaa) fdc37c669_locked = 0;
|
||||
}
|
||||
else
|
||||
{
|
||||
if (tries)
|
||||
tries = 0;
|
||||
}
|
||||
}
|
||||
}
|
||||
else
|
||||
{
|
||||
if (fdc37c669_locked)
|
||||
{
|
||||
if ((fdc37c669_curreg < 0x18) && (fdc37c669_rw_locked)) return;
|
||||
if ((fdc37c669_curreg >= 0x26) && (fdc37c669_curreg <= 0x27)) return;
|
||||
if (fdc37c669_curreg == 0x29) return;
|
||||
valxor = val ^ fdc37c669_regs[fdc37c669_curreg];
|
||||
fdc37c669_regs[fdc37c669_curreg] = val;
|
||||
goto process_value;
|
||||
}
|
||||
}
|
||||
return;
|
||||
|
||||
process_value:
|
||||
switch(fdc37c669_curreg)
|
||||
{
|
||||
case 0:
|
||||
if (valxor & 3)
|
||||
{
|
||||
ide_pri_disable();
|
||||
if ((fdc37c669_regs[0] & 3) == 2) ide_pri_enable_ex();
|
||||
break;
|
||||
}
|
||||
if (valxor & 8)
|
||||
{
|
||||
fdc_remove();
|
||||
if ((fdc37c669_regs[0] & 8) && (fdc37c669_regs[0x20] & 0xc0)) fdc_set_base(make_port(0x20), 1);
|
||||
}
|
||||
break;
|
||||
case 1:
|
||||
if (valxor & 4)
|
||||
{
|
||||
lpt1_remove();
|
||||
if ((fdc37c669_regs[1] & 4) && (fdc37c669_regs[0x23] & 0xc0)) lpt1_init(make_port(0x23));
|
||||
}
|
||||
if (valxor & 7)
|
||||
{
|
||||
fdc37c669_rw_locked = (val & 8) ? 0 : 1;
|
||||
}
|
||||
break;
|
||||
case 2:
|
||||
if (valxor & 8)
|
||||
{
|
||||
serial1_remove();
|
||||
if ((fdc37c669_regs[2] & 8) && (fdc37c669_regs[0x24] & 0xc0)) serial1_set(make_port(0x24), (fdc37c669_regs[0x28] & 0xF0) >> 8);
|
||||
}
|
||||
if (valxor & 0x80)
|
||||
{
|
||||
serial2_remove();
|
||||
if ((fdc37c669_regs[2] & 0x80) && (fdc37c669_regs[0x25] & 0xc0)) serial2_set(make_port(0x25), fdc37c669_regs[0x28] & 0xF);
|
||||
}
|
||||
break;
|
||||
case 3:
|
||||
if (valxor & 2) fdc_update_enh_mode((val & 2) ? 1 : 0);
|
||||
break;
|
||||
case 5:
|
||||
if (valxor & 0x18) fdc_update_densel_force((val & 0x18) >> 3);
|
||||
if (valxor & 0x20) fdd_swap = ((val & 0x20) >> 5);
|
||||
break;
|
||||
case 0xB:
|
||||
if (valxor & 3) fdc_update_rwc(0, val & 3);
|
||||
if (valxor & 0xC) fdc_update_rwc(1, (val & 0xC) >> 2);
|
||||
break;
|
||||
case 0x20:
|
||||
if (valxor & 0xfc)
|
||||
{
|
||||
fdc_remove();
|
||||
if ((fdc37c669_regs[0] & 8) && (fdc37c669_regs[0x20] & 0xc0)) fdc_set_base(make_port(0x20), 1);
|
||||
}
|
||||
break;
|
||||
case 0x21:
|
||||
case 0x22:
|
||||
if (valxor & 0xfc)
|
||||
{
|
||||
ide_pri_disable();
|
||||
switch (fdc37c669_curreg)
|
||||
{
|
||||
case 0x21:
|
||||
ide_set_base(0, make_port(0x21));
|
||||
break;
|
||||
case 0x22:
|
||||
ide_set_side(0, make_port(0x22));
|
||||
break;
|
||||
}
|
||||
if ((fdc37c669_regs[0] & 3) == 2) ide_pri_enable_ex();
|
||||
}
|
||||
break;
|
||||
case 0x23:
|
||||
if (valxor)
|
||||
{
|
||||
lpt1_remove();
|
||||
if ((fdc37c669_regs[1] & 4) && (fdc37c669_regs[0x23] & 0xc0)) lpt1_init(make_port(0x23));
|
||||
}
|
||||
break;
|
||||
case 0x24:
|
||||
if (valxor & 0xfe)
|
||||
{
|
||||
serial1_remove();
|
||||
if ((fdc37c669_regs[2] & 8) && (fdc37c669_regs[0x24] & 0xc0)) serial1_set(make_port(0x24), (fdc37c669_regs[0x28] & 0xF0) >> 8);
|
||||
}
|
||||
break;
|
||||
case 0x25:
|
||||
if (valxor & 0xfe)
|
||||
{
|
||||
serial2_remove();
|
||||
if ((fdc37c669_regs[2] & 0x80) && (fdc37c669_regs[0x25] & 0xc0)) serial2_set(make_port(0x25), fdc37c669_regs[0x28] & 0xF);
|
||||
}
|
||||
break;
|
||||
case 0x28:
|
||||
if (valxor & 0xf)
|
||||
{
|
||||
serial2_remove();
|
||||
if ((fdc37c669_regs[0x28] & 0xf) == 0) fdc37c669_regs[0x28] |= 0x3;
|
||||
if ((fdc37c669_regs[2] & 0x80) && (fdc37c669_regs[0x25] & 0xc0)) serial2_set(make_port(0x25), fdc37c669_regs[0x28] & 0xF);
|
||||
}
|
||||
if (valxor & 0xf0)
|
||||
{
|
||||
serial1_remove();
|
||||
if ((fdc37c669_regs[0x28] & 0xf0) == 0) fdc37c669_regs[0x28] |= 0x40;
|
||||
if ((fdc37c669_regs[2] & 8) && (fdc37c669_regs[0x24] & 0xc0)) serial1_set(make_port(0x24), (fdc37c669_regs[0x28] & 0xF0) >> 8);
|
||||
}
|
||||
break;
|
||||
}
|
||||
}
|
||||
|
||||
uint8_t fdc37c669_read(uint16_t port, void *priv)
|
||||
{
|
||||
uint8_t index = (port & 1) ? 0 : 1;
|
||||
|
||||
pclog("fdc37c669_read : port=%04x reg %02X locked=%i\n", port, fdc37c669_curreg, fdc37c669_locked);
|
||||
|
||||
if (!fdc37c669_locked)
|
||||
{
|
||||
return 0xFF;
|
||||
}
|
||||
|
||||
if (index)
|
||||
return fdc37c669_curreg;
|
||||
else
|
||||
{
|
||||
pclog("0x03F1: %02X\n", fdc37c669_regs[fdc37c669_curreg]);
|
||||
if ((fdc37c669_curreg < 0x18) && (fdc37c669_rw_locked)) return 0xff;
|
||||
return fdc37c669_regs[fdc37c669_curreg];
|
||||
}
|
||||
}
|
||||
|
||||
void fdc37c669_reset(void)
|
||||
{
|
||||
fdc_remove();
|
||||
fdc_add_for_superio();
|
||||
|
||||
fdc_update_is_nsc(0);
|
||||
|
||||
serial1_remove();
|
||||
serial1_set(0x3f8, 4);
|
||||
|
||||
serial2_remove();
|
||||
serial2_set(0x2f8, 3);
|
||||
|
||||
lpt2_remove();
|
||||
|
||||
lpt1_remove();
|
||||
lpt1_init(0x378);
|
||||
|
||||
memset(fdc37c669_regs, 0, 42);
|
||||
fdc37c669_regs[0] = 0x28;
|
||||
fdc37c669_regs[1] = 0x9C;
|
||||
fdc37c669_regs[2] = 0x88;
|
||||
fdc37c669_regs[3] = 0x78;
|
||||
fdc37c669_regs[4] = 0;
|
||||
fdc37c669_regs[5] = 0;
|
||||
fdc37c669_regs[6] = 0xFF;
|
||||
fdc37c669_regs[7] = 0;
|
||||
fdc37c669_regs[8] = 0;
|
||||
fdc37c669_regs[9] = 0;
|
||||
fdc37c669_regs[0xA] = 0;
|
||||
fdc37c669_regs[0xB] = 0;
|
||||
fdc37c669_regs[0xC] = 0;
|
||||
fdc37c669_regs[0xD] = 3;
|
||||
fdc37c669_regs[0xE] = 2;
|
||||
fdc37c669_regs[0x1E] = 0x80; /* Gameport controller. */
|
||||
fdc37c669_regs[0x20] = (0x3f0 >> 2) & 0xfc;
|
||||
fdc37c669_regs[0x21] = (0x1f0 >> 2) & 0xfc;
|
||||
fdc37c669_regs[0x22] = ((0x3f6 >> 2) & 0xfc) | 1;
|
||||
fdc37c669_regs[0x23] = (0x378 >> 2);
|
||||
fdc37c669_regs[0x24] = (0x3f8 >> 2) & 0xfe;
|
||||
fdc37c669_regs[0x25] = (0x2f8 >> 2) & 0xfe;
|
||||
fdc37c669_regs[0x26] = (2 << 4) | 3;
|
||||
fdc37c669_regs[0x27] = (6 << 4) | 7;
|
||||
fdc37c669_regs[0x28] = (4 << 4) | 3;
|
||||
|
||||
fdc_update_densel_polarity(1);
|
||||
fdc_update_densel_force(0);
|
||||
fdd_swap = 0;
|
||||
fdc37c669_locked = 0;
|
||||
fdc37c669_rw_locked = 0;
|
||||
}
|
||||
|
||||
void fdc37c669_init()
|
||||
{
|
||||
io_sethandler(0x3f0, 0x0002, fdc37c669_read, NULL, NULL, fdc37c669_write, NULL, NULL, NULL);
|
||||
|
||||
fdc37c669_reset();
|
||||
|
||||
pci_reset_handler.super_io_reset = fdc37c669_reset;
|
||||
}
|
||||
Reference in New Issue
Block a user