Added experimental NVidia Riva TNT2 emulation (patch from MoochMcGee); ASUS P/I-P54TP4XE, ASUS P/I-P55T2P4, and ASUS P/I-P55TVP4 are back; National Semiconductor PC87306 Super I/O chip now correctly reenables devices after a chip power cycle; Several FDC improvements and the behavior is now a bit closer to real hardware (based on actual tests); Added MR Intel Advanced/ATX with Microid Research BIOS with support for 4 floppy drives and up to 4 IDE controllers; Added floppy drives 3 and 4, bringing the maximum to 4; You can now connect hard disks to the tertiary IDE controller; Correct undocumented behavior of the LEA instruction with register is back on 286 and later CPU's; Pentium-rea models with Intel chipsets now have port 92 (with alternate reset and alternate A20 toggle); Overhauled DMA channel read and write routines and fixed cascading; Improved IMG detection of a bad BPB (or complete lack of a BPB); Added preliminary emulation of PS/2 1.44 MB and PC-98 1.25 MB 3-mode drives (both have an inverted DENSEL pin); Removed the incorrect Amstrad mouse patch from TheCollector1995; Fixed ATAPI CD-ROM disk change detection; Windows IOCTL CD-ROM handler now tries to use direct SCSI passthrough for more things, including obtaining CD-ROM capacity; The Diamond Stealth32 (ET4000/W32p) now also works correctly on the two Award SiS 496/497 boxes; The (S)VGA handler now converts 6-bit RAMDAC RGB channels to standard 8-bit RGB using a lookup table generated at emulator start, calculated using the correct intensity conversion method and treating intensity 64 as equivalent to 63; Moved a few options from the Configuration dialog box to the menu; SIO, PIIX, and PIIX3 now have the reset control register on port CF9 as they should; Several bugfixes.
67 lines
1.7 KiB
C
67 lines
1.7 KiB
C
/* Copyright holders: Sarah Walker, Tenshi
|
|
see COPYING for more details
|
|
*/
|
|
void fdc_init();
|
|
void fdc_add();
|
|
void fdc_add_for_superio();
|
|
void fdc_add_pcjr();
|
|
void fdc_add_tandy();
|
|
void fdc_remove();
|
|
void fdc_reset();
|
|
void fdc_poll();
|
|
void fdc_abort();
|
|
void fdc_discchange_clear(int drive);
|
|
void fdc_set_dskchg_activelow();
|
|
void fdc_3f1_enable(int enable);
|
|
void fdc_set_ps1();
|
|
int fdc_get_bit_rate();
|
|
int fdc_get_bitcell_period();
|
|
|
|
/* A few functions to communicate between Super I/O chips and the FDC. */
|
|
void fdc_update_is_nsc(int is_nsc);
|
|
void fdc_update_max_track(int max_track);
|
|
void fdc_update_enh_mode(int enh_mode);
|
|
int fdc_get_rwc(int drive);
|
|
void fdc_update_rwc(int drive, int rwc);
|
|
int fdc_get_boot_drive();
|
|
void fdc_update_boot_drive(int boot_drive);
|
|
void fdc_update_densel_polarity(int densel_polarity);
|
|
uint8_t fdc_get_densel_polarity();
|
|
void fdc_update_densel_force(int densel_force);
|
|
void fdc_update_drvrate(int drive, int drvrate);
|
|
void fdc_update_drv2en(int drv2en);
|
|
|
|
void fdc_noidam();
|
|
void fdc_nosector();
|
|
void fdc_nodataam();
|
|
void fdc_cannotformat();
|
|
void fdc_wrongcylinder();
|
|
void fdc_badcylinder();
|
|
|
|
sector_id_t fdc_get_read_track_sector();
|
|
int fdc_get_compare_condition();
|
|
int fdc_is_deleted();
|
|
int fdc_is_sk();
|
|
void fdc_set_wrong_am();
|
|
int fdc_get_drive();
|
|
int fdc_get_perp();
|
|
int fdc_get_format_n();
|
|
int fdc_is_mfm();
|
|
double fdc_get_hut();
|
|
double fdc_get_hlt();
|
|
void fdc_request_next_sector_id();
|
|
void fdc_stop_id_request();
|
|
int fdc_get_gap();
|
|
int fdc_get_gap2(int drive);
|
|
int fdc_get_dtl();
|
|
int fdc_get_format_sectors();
|
|
|
|
void fdc_finishcompare(int satisfying);
|
|
void fdc_finishread();
|
|
void fdc_sector_finishcompare(int satisfying);
|
|
void fdc_sector_finishread();
|
|
void fdc_track_finishread(int condition);
|
|
int fdc_is_verify();
|
|
|
|
int real_drive(int drive);
|