1735 lines
57 KiB
C
1735 lines
57 KiB
C
/*
|
|
* 86Box A hypervisor and IBM PC system emulator that specializes in
|
|
* running old operating systems and software designed for IBM
|
|
* PC systems and compatibles from 1981 through fairly recent
|
|
* system designs based on the PCI bus.
|
|
*
|
|
* This file is part of the 86Box distribution.
|
|
*
|
|
* Generic SVGA handling.
|
|
*
|
|
* This is intended to be used by another SVGA driver,
|
|
* and not as a card in its own right.
|
|
*
|
|
*
|
|
*
|
|
* Authors: Sarah Walker, <https://pcem-emulator.co.uk/>
|
|
* Miran Grca, <mgrca8@gmail.com>
|
|
*
|
|
* Copyright 2008-2019 Sarah Walker.
|
|
* Copyright 2016-2019 Miran Grca.
|
|
*/
|
|
#include <inttypes.h>
|
|
#include <stdarg.h>
|
|
#include <stdio.h>
|
|
#include <stdint.h>
|
|
#include <stdlib.h>
|
|
#include <string.h>
|
|
#include <wchar.h>
|
|
#define HAVE_STDARG_H
|
|
#include <86box/86box.h>
|
|
#include "cpu.h"
|
|
#include <86box/device.h>
|
|
#include <86box/machine.h>
|
|
#include <86box/timer.h>
|
|
#include <86box/io.h>
|
|
#include <86box/pit.h>
|
|
#include <86box/mem.h>
|
|
#include <86box/rom.h>
|
|
#include <86box/plat.h>
|
|
#include <86box/ui.h>
|
|
#include <86box/video.h>
|
|
#include <86box/vid_svga.h>
|
|
#include <86box/vid_svga_render.h>
|
|
|
|
void svga_doblit(int wx, int wy, svga_t *svga);
|
|
|
|
svga_t *svga_8514;
|
|
|
|
extern int cyc_total;
|
|
extern uint8_t edatlookup[4][4];
|
|
|
|
uint8_t svga_rotate[8][256];
|
|
|
|
/*Primary SVGA device. As multiple video cards are not yet supported this is the
|
|
only SVGA device.*/
|
|
static svga_t *svga_pri;
|
|
int vga_on, ibm8514_on;
|
|
|
|
#ifdef ENABLE_SVGA_LOG
|
|
int svga_do_log = ENABLE_SVGA_LOG;
|
|
|
|
static void
|
|
svga_log(const char *fmt, ...)
|
|
{
|
|
va_list ap;
|
|
|
|
if (svga_do_log) {
|
|
va_start(ap, fmt);
|
|
pclog_ex(fmt, ap);
|
|
va_end(ap);
|
|
}
|
|
}
|
|
#else
|
|
# define svga_log(fmt, ...)
|
|
#endif
|
|
|
|
svga_t *
|
|
svga_get_pri(void)
|
|
{
|
|
return svga_pri;
|
|
}
|
|
|
|
void
|
|
svga_set_override(svga_t *svga, int val)
|
|
{
|
|
if (svga->override && !val)
|
|
svga->fullchange = svga->monitor->mon_changeframecount;
|
|
svga->override = val;
|
|
|
|
if (!val) {
|
|
/* Override turned off, restore overscan X and Y per the CRTC. */
|
|
if (enable_overscan) {
|
|
svga->monitor->mon_overscan_y = (svga->rowcount + 1) << 1;
|
|
|
|
if (svga->monitor->mon_overscan_y < 16)
|
|
svga->monitor->mon_overscan_y = 16;
|
|
}
|
|
|
|
svga->monitor->mon_overscan_x = (svga->seqregs[1] & 1) ? 16 : 18;
|
|
|
|
if (svga->seqregs[1] & 8)
|
|
svga->monitor->mon_overscan_x <<= 1;
|
|
} else
|
|
svga->monitor->mon_overscan_x = svga->monitor->mon_overscan_y = 16;
|
|
/* Override turned off, fix overcan X and Y to 16. */
|
|
}
|
|
|
|
void
|
|
svga_out(uint16_t addr, uint8_t val, void *p)
|
|
{
|
|
svga_t *svga = (svga_t *) p;
|
|
int c;
|
|
uint8_t o, index;
|
|
|
|
switch (addr) {
|
|
case 0x3c0:
|
|
case 0x3c1:
|
|
if (!svga->attrff) {
|
|
svga->attraddr = val & 31;
|
|
if ((val & 0x20) != svga->attr_palette_enable) {
|
|
svga->fullchange = 3;
|
|
svga->attr_palette_enable = val & 0x20;
|
|
svga_recalctimings(svga);
|
|
}
|
|
} else {
|
|
if ((svga->attraddr == 0x13) && (svga->attrregs[0x13] != val))
|
|
svga->fullchange = svga->monitor->mon_changeframecount;
|
|
o = svga->attrregs[svga->attraddr & 31];
|
|
svga->attrregs[svga->attraddr & 31] = val;
|
|
if (svga->attraddr < 16)
|
|
svga->fullchange = svga->monitor->mon_changeframecount;
|
|
if (svga->attraddr == 0x10 || svga->attraddr == 0x14 || svga->attraddr < 0x10) {
|
|
for (c = 0; c < 16; c++) {
|
|
if (svga->attrregs[0x10] & 0x80) {
|
|
svga->egapal[c] = (svga->attrregs[c] & 0xf) | ((svga->attrregs[0x14] & 0xf) << 4);
|
|
} else {
|
|
svga->egapal[c] = (svga->attrregs[c] & 0x3f) | ((svga->attrregs[0x14] & 0xc) << 4);
|
|
}
|
|
}
|
|
svga->fullchange = svga->monitor->mon_changeframecount;
|
|
}
|
|
/* Recalculate timings on change of attribute register 0x11
|
|
(overscan border color) too. */
|
|
if (svga->attraddr == 0x10) {
|
|
if (o != val)
|
|
svga_recalctimings(svga);
|
|
} else if (svga->attraddr == 0x11) {
|
|
svga->overscan_color = svga->pallook[svga->attrregs[0x11]];
|
|
if (o != val)
|
|
svga_recalctimings(svga);
|
|
} else if (svga->attraddr == 0x12) {
|
|
if ((val & 0xf) != svga->plane_mask)
|
|
svga->fullchange = svga->monitor->mon_changeframecount;
|
|
svga->plane_mask = val & 0xf;
|
|
}
|
|
}
|
|
svga->attrff ^= 1;
|
|
break;
|
|
case 0x3c2:
|
|
svga->miscout = val;
|
|
svga->vidclock = val & 4;
|
|
io_removehandler(0x03a0, 0x0020, svga->video_in, NULL, NULL, svga->video_out, NULL, NULL, svga->p);
|
|
if (!(val & 1))
|
|
io_sethandler(0x03a0, 0x0020, svga->video_in, NULL, NULL, svga->video_out, NULL, NULL, svga->p);
|
|
svga_recalctimings(svga);
|
|
break;
|
|
case 0x3c4:
|
|
svga->seqaddr = val;
|
|
break;
|
|
case 0x3c5:
|
|
if (svga->seqaddr > 0xf)
|
|
return;
|
|
o = svga->seqregs[svga->seqaddr & 0xf];
|
|
svga->seqregs[svga->seqaddr & 0xf] = val;
|
|
if (o != val && (svga->seqaddr & 0xf) == 1)
|
|
svga_recalctimings(svga);
|
|
switch (svga->seqaddr & 0xf) {
|
|
case 1:
|
|
if (svga->scrblank && !(val & 0x20))
|
|
svga->fullchange = 3;
|
|
svga->scrblank = (svga->scrblank & ~0x20) | (val & 0x20);
|
|
svga_recalctimings(svga);
|
|
break;
|
|
case 2:
|
|
svga->writemask = val & 0xf;
|
|
break;
|
|
case 3:
|
|
svga->charsetb = (((val >> 2) & 3) * 0x10000) + 2;
|
|
svga->charseta = ((val & 3) * 0x10000) + 2;
|
|
if (val & 0x10)
|
|
svga->charseta += 0x8000;
|
|
if (val & 0x20)
|
|
svga->charsetb += 0x8000;
|
|
break;
|
|
case 4:
|
|
svga->chain2_write = !(val & 4);
|
|
svga->chain4 = val & 8;
|
|
svga->fast = (svga->gdcreg[8] == 0xff && !(svga->gdcreg[3] & 0x18) && !svga->gdcreg[1]) && ((svga->chain4 && (svga->packed_chain4 || svga->force_old_addr)) || svga->fb_only) && !(svga->adv_flags & FLAG_ADDR_BY8);
|
|
break;
|
|
}
|
|
break;
|
|
case 0x3c6:
|
|
svga->dac_mask = val;
|
|
break;
|
|
case 0x3c7:
|
|
case 0x3c8:
|
|
svga->dac_pos = 0;
|
|
svga->dac_status = addr & 0x03;
|
|
svga->dac_addr = (val + (addr & 0x01)) & 255;
|
|
break;
|
|
case 0x3c9:
|
|
if (svga->adv_flags & FLAG_RAMDAC_SHIFT)
|
|
val <<= 2;
|
|
svga->fullchange = svga->monitor->mon_changeframecount;
|
|
switch (svga->dac_pos) {
|
|
case 0:
|
|
svga->dac_r = val;
|
|
svga->dac_pos++;
|
|
break;
|
|
case 1:
|
|
svga->dac_g = val;
|
|
svga->dac_pos++;
|
|
break;
|
|
case 2:
|
|
index = svga->dac_addr & 255;
|
|
svga->vgapal[index].r = svga->dac_r;
|
|
svga->vgapal[index].g = svga->dac_g;
|
|
svga->vgapal[index].b = val;
|
|
if (svga->ramdac_type == RAMDAC_8BIT)
|
|
svga->pallook[index] = makecol32(svga->vgapal[index].r, svga->vgapal[index].g, svga->vgapal[index].b);
|
|
else
|
|
svga->pallook[index] = makecol32(video_6to8[svga->vgapal[index].r & 0x3f], video_6to8[svga->vgapal[index].g & 0x3f], video_6to8[svga->vgapal[index].b & 0x3f]);
|
|
svga->dac_pos = 0;
|
|
svga->dac_addr = (svga->dac_addr + 1) & 255;
|
|
break;
|
|
}
|
|
break;
|
|
case 0x3ce:
|
|
svga->gdcaddr = val;
|
|
break;
|
|
case 0x3cf:
|
|
o = svga->gdcreg[svga->gdcaddr & 15];
|
|
switch (svga->gdcaddr & 15) {
|
|
case 2:
|
|
svga->colourcompare = val;
|
|
break;
|
|
case 4:
|
|
svga->readplane = val & 3;
|
|
break;
|
|
case 5:
|
|
svga->writemode = val & 3;
|
|
svga->readmode = val & 8;
|
|
svga->chain2_read = val & 0x10;
|
|
break;
|
|
case 6:
|
|
if ((svga->gdcreg[6] & 0xc) != (val & 0xc)) {
|
|
switch (val & 0xc) {
|
|
case 0x0: /*128k at A0000*/
|
|
mem_mapping_set_addr(&svga->mapping, 0xa0000, 0x20000);
|
|
svga->banked_mask = 0xffff;
|
|
break;
|
|
case 0x4: /*64k at A0000*/
|
|
mem_mapping_set_addr(&svga->mapping, 0xa0000, 0x10000);
|
|
svga->banked_mask = 0xffff;
|
|
break;
|
|
case 0x8: /*32k at B0000*/
|
|
mem_mapping_set_addr(&svga->mapping, 0xb0000, 0x08000);
|
|
svga->banked_mask = 0x7fff;
|
|
break;
|
|
case 0xC: /*32k at B8000*/
|
|
mem_mapping_set_addr(&svga->mapping, 0xb8000, 0x08000);
|
|
svga->banked_mask = 0x7fff;
|
|
break;
|
|
}
|
|
}
|
|
break;
|
|
case 7:
|
|
svga->colournocare = val;
|
|
break;
|
|
}
|
|
svga->gdcreg[svga->gdcaddr & 15] = val;
|
|
svga->fast = (svga->gdcreg[8] == 0xff && !(svga->gdcreg[3] & 0x18) && !svga->gdcreg[1]) && ((svga->chain4 && (svga->packed_chain4 || svga->force_old_addr)) || svga->fb_only);
|
|
if (((svga->gdcaddr & 15) == 5 && (val ^ o) & 0x70) || ((svga->gdcaddr & 15) == 6 && (val ^ o) & 1))
|
|
svga_recalctimings(svga);
|
|
break;
|
|
}
|
|
}
|
|
|
|
uint8_t
|
|
svga_in(uint16_t addr, void *p)
|
|
{
|
|
svga_t *svga = (svga_t *) p;
|
|
uint8_t index, ret = 0xff;
|
|
|
|
switch (addr) {
|
|
case 0x3c0:
|
|
ret = svga->attraddr | svga->attr_palette_enable;
|
|
break;
|
|
case 0x3c1:
|
|
ret = svga->attrregs[svga->attraddr];
|
|
break;
|
|
case 0x3c2:
|
|
if ((svga->vgapal[0].r + svga->vgapal[0].g + svga->vgapal[0].b) >= 0x4e)
|
|
ret = 0;
|
|
else
|
|
ret = 0x10;
|
|
break;
|
|
case 0x3c4:
|
|
ret = svga->seqaddr;
|
|
break;
|
|
case 0x3c5:
|
|
ret = svga->seqregs[svga->seqaddr & 0x0f];
|
|
break;
|
|
case 0x3c6:
|
|
ret = svga->dac_mask;
|
|
break;
|
|
case 0x3c7:
|
|
ret = svga->dac_status;
|
|
break;
|
|
case 0x3c8:
|
|
ret = svga->dac_addr;
|
|
break;
|
|
case 0x3c9:
|
|
index = (svga->dac_addr - 1) & 255;
|
|
switch (svga->dac_pos) {
|
|
case 0:
|
|
svga->dac_pos++;
|
|
if (svga->ramdac_type == RAMDAC_8BIT)
|
|
ret = svga->vgapal[index].r;
|
|
else
|
|
ret = svga->vgapal[index].r & 0x3f;
|
|
break;
|
|
case 1:
|
|
svga->dac_pos++;
|
|
if (svga->ramdac_type == RAMDAC_8BIT)
|
|
ret = svga->vgapal[index].g;
|
|
else
|
|
ret = svga->vgapal[index].g & 0x3f;
|
|
break;
|
|
case 2:
|
|
svga->dac_pos = 0;
|
|
svga->dac_addr = (svga->dac_addr + 1) & 255;
|
|
if (svga->ramdac_type == RAMDAC_8BIT)
|
|
ret = svga->vgapal[index].b;
|
|
else
|
|
ret = svga->vgapal[index].b & 0x3f;
|
|
break;
|
|
}
|
|
if (svga->adv_flags & FLAG_RAMDAC_SHIFT)
|
|
ret >>= 2;
|
|
break;
|
|
case 0x3cc:
|
|
ret = svga->miscout;
|
|
break;
|
|
case 0x3ce:
|
|
ret = svga->gdcaddr;
|
|
break;
|
|
case 0x3cf:
|
|
/* The spec says GDC addresses 0xF8 to 0xFB return the latch. */
|
|
switch (svga->gdcaddr) {
|
|
case 0xf8:
|
|
ret = svga->latch.b[0];
|
|
break;
|
|
case 0xf9:
|
|
ret = svga->latch.b[1];
|
|
break;
|
|
case 0xfa:
|
|
ret = svga->latch.b[2];
|
|
break;
|
|
case 0xfb:
|
|
ret = svga->latch.b[3];
|
|
break;
|
|
default:
|
|
ret = svga->gdcreg[svga->gdcaddr & 0xf];
|
|
break;
|
|
}
|
|
break;
|
|
case 0x3da:
|
|
svga->attrff = 0;
|
|
|
|
if (svga->cgastat & 0x01)
|
|
svga->cgastat &= ~0x30;
|
|
else
|
|
svga->cgastat ^= 0x30;
|
|
|
|
ret = svga->cgastat;
|
|
|
|
break;
|
|
}
|
|
|
|
return (ret);
|
|
}
|
|
|
|
void
|
|
svga_set_ramdac_type(svga_t *svga, int type)
|
|
{
|
|
int c;
|
|
|
|
if (svga->ramdac_type != type) {
|
|
svga->ramdac_type = type;
|
|
|
|
for (c = 0; c < 256; c++) {
|
|
if (svga->ramdac_type == RAMDAC_8BIT)
|
|
svga->pallook[c] = makecol32(svga->vgapal[c].r, svga->vgapal[c].g, svga->vgapal[c].b);
|
|
else
|
|
svga->pallook[c] = makecol32((svga->vgapal[c].r & 0x3f) * 4,
|
|
(svga->vgapal[c].g & 0x3f) * 4,
|
|
(svga->vgapal[c].b & 0x3f) * 4);
|
|
}
|
|
}
|
|
}
|
|
|
|
void
|
|
svga_recalctimings(svga_t *svga)
|
|
{
|
|
double crtcconst, _dispontime, _dispofftime, disptime;
|
|
|
|
svga->vtotal = svga->crtc[6];
|
|
svga->dispend = svga->crtc[0x12];
|
|
svga->vsyncstart = svga->crtc[0x10];
|
|
svga->split = svga->crtc[0x18];
|
|
svga->vblankstart = svga->crtc[0x15];
|
|
|
|
if (svga->crtc[7] & 1)
|
|
svga->vtotal |= 0x100;
|
|
if (svga->crtc[7] & 32)
|
|
svga->vtotal |= 0x200;
|
|
svga->vtotal += 2;
|
|
|
|
if (svga->crtc[7] & 2)
|
|
svga->dispend |= 0x100;
|
|
if (svga->crtc[7] & 64)
|
|
svga->dispend |= 0x200;
|
|
svga->dispend++;
|
|
|
|
if (svga->crtc[7] & 4)
|
|
svga->vsyncstart |= 0x100;
|
|
if (svga->crtc[7] & 128)
|
|
svga->vsyncstart |= 0x200;
|
|
svga->vsyncstart++;
|
|
|
|
if (svga->crtc[7] & 0x10)
|
|
svga->split |= 0x100;
|
|
if (svga->crtc[9] & 0x40)
|
|
svga->split |= 0x200;
|
|
svga->split++;
|
|
|
|
if (svga->crtc[7] & 0x08)
|
|
svga->vblankstart |= 0x100;
|
|
if (svga->crtc[9] & 0x20)
|
|
svga->vblankstart |= 0x200;
|
|
svga->vblankstart++;
|
|
|
|
svga->hdisp = svga->crtc[1] - ((svga->crtc[5] & 0x60) >> 5);
|
|
svga->hdisp++;
|
|
|
|
svga->htotal = svga->crtc[0];
|
|
/* +5 has been verified by Sergi to be correct - +6 must have been an off by one error. */
|
|
svga->htotal += 5; /*+6 is required for Tyrian*/
|
|
|
|
svga->rowoffset = svga->crtc[0x13];
|
|
|
|
svga->clock = (svga->vidclock) ? VGACONST2 : VGACONST1;
|
|
|
|
svga->lowres = svga->attrregs[0x10] & 0x40;
|
|
|
|
svga->interlace = 0;
|
|
|
|
svga->ma_latch = ((svga->crtc[0xc] << 8) | svga->crtc[0xd]) + ((svga->crtc[8] & 0x60) >> 5);
|
|
svga->ca_adj = 0;
|
|
|
|
svga->rowcount = svga->crtc[9] & 31;
|
|
|
|
svga->hdisp_time = svga->hdisp;
|
|
svga->render = svga_render_blank;
|
|
if (!svga->scrblank && (svga->crtc[0x17] & 0x80) && svga->attr_palette_enable) {
|
|
if (!(svga->gdcreg[6] & 1) && !(svga->attrregs[0x10] & 1)) { /*Text mode*/
|
|
if (svga->seqregs[1] & 8) { /*40 column*/
|
|
svga->render = svga_render_text_40;
|
|
svga->hdisp *= (svga->seqregs[1] & 1) ? 16 : 18;
|
|
/* Character clock is off by 1 now in 40-line modes, on all cards. */
|
|
svga->ma_latch--;
|
|
svga->hdisp += (svga->seqregs[1] & 1) ? 16 : 18;
|
|
} else {
|
|
svga->render = svga_render_text_80;
|
|
svga->hdisp *= (svga->seqregs[1] & 1) ? 8 : 9;
|
|
}
|
|
svga->hdisp_old = svga->hdisp;
|
|
} else {
|
|
svga->hdisp *= (svga->seqregs[1] & 8) ? 16 : 8;
|
|
svga->hdisp_old = svga->hdisp;
|
|
|
|
switch (svga->gdcreg[5] & 0x60) {
|
|
case 0x00:
|
|
if (svga->seqregs[1] & 8) /*Low res (320)*/
|
|
svga->render = svga_render_4bpp_lowres;
|
|
else
|
|
svga->render = svga_render_4bpp_highres;
|
|
break;
|
|
case 0x20: /*4 colours*/
|
|
if (svga->seqregs[1] & 8) /*Low res (320)*/
|
|
svga->render = svga_render_2bpp_lowres;
|
|
else
|
|
svga->render = svga_render_2bpp_highres;
|
|
break;
|
|
case 0x40:
|
|
case 0x60: /*256+ colours*/
|
|
switch (svga->bpp) {
|
|
case 8:
|
|
svga->map8 = svga->pallook;
|
|
if (svga->lowres)
|
|
svga->render = svga_render_8bpp_lowres;
|
|
else
|
|
svga->render = svga_render_8bpp_highres;
|
|
break;
|
|
case 15:
|
|
if (svga->lowres)
|
|
svga->render = svga_render_15bpp_lowres;
|
|
else
|
|
svga->render = svga_render_15bpp_highres;
|
|
break;
|
|
case 16:
|
|
if (svga->lowres)
|
|
svga->render = svga_render_16bpp_lowres;
|
|
else
|
|
svga->render = svga_render_16bpp_highres;
|
|
break;
|
|
case 17:
|
|
if (svga->lowres)
|
|
svga->render = svga_render_15bpp_mix_lowres;
|
|
else
|
|
svga->render = svga_render_15bpp_mix_highres;
|
|
break;
|
|
case 24:
|
|
if (svga->lowres)
|
|
svga->render = svga_render_24bpp_lowres;
|
|
else
|
|
svga->render = svga_render_24bpp_highres;
|
|
break;
|
|
case 32:
|
|
if (svga->lowres)
|
|
svga->render = svga_render_32bpp_lowres;
|
|
else
|
|
svga->render = svga_render_32bpp_highres;
|
|
break;
|
|
}
|
|
break;
|
|
}
|
|
}
|
|
}
|
|
|
|
svga->linedbl = svga->crtc[9] & 0x80;
|
|
svga->char_width = (svga->seqregs[1] & 1) ? 8 : 9;
|
|
|
|
if (enable_overscan) {
|
|
svga->monitor->mon_overscan_y = (svga->rowcount + 1) << 1;
|
|
|
|
if (svga->monitor->mon_overscan_y < 16)
|
|
svga->monitor->mon_overscan_y = 16;
|
|
}
|
|
|
|
if (!(svga->gdcreg[6] & 1) && !(svga->attrregs[0x10] & 1)) {
|
|
svga->monitor->mon_overscan_x = (svga->seqregs[1] & 1) ? 16 : 18;
|
|
|
|
if (svga->seqregs[1] & 8)
|
|
svga->monitor->mon_overscan_x <<= 1;
|
|
} else
|
|
svga->monitor->mon_overscan_x = 16;
|
|
|
|
if (vga_on) {
|
|
if (svga->recalctimings_ex) {
|
|
svga->recalctimings_ex(svga);
|
|
}
|
|
} else {
|
|
if (ibm8514_on && ibm8514_enabled)
|
|
ibm8514_recalctimings(svga);
|
|
if (xga_enabled)
|
|
xga_recalctimings(svga);
|
|
}
|
|
|
|
svga->y_add = (svga->monitor->mon_overscan_y >> 1) - (svga->crtc[8] & 0x1f);
|
|
svga->x_add = (svga->monitor->mon_overscan_x >> 1);
|
|
|
|
if (svga->vblankstart < svga->dispend)
|
|
svga->dispend = svga->vblankstart;
|
|
|
|
crtcconst = svga->clock * svga->char_width;
|
|
|
|
disptime = svga->htotal;
|
|
_dispontime = svga->hdisp_time;
|
|
|
|
if (svga->seqregs[1] & 8) {
|
|
disptime *= 2;
|
|
_dispontime *= 2;
|
|
}
|
|
|
|
_dispofftime = disptime - _dispontime;
|
|
_dispontime *= crtcconst;
|
|
_dispofftime *= crtcconst;
|
|
|
|
svga->dispontime = (uint64_t) (_dispontime);
|
|
svga->dispofftime = (uint64_t) (_dispofftime);
|
|
if (svga->dispontime < TIMER_USEC)
|
|
svga->dispontime = TIMER_USEC;
|
|
if (svga->dispofftime < TIMER_USEC)
|
|
svga->dispofftime = TIMER_USEC;
|
|
|
|
if (!svga->force_old_addr)
|
|
svga_recalc_remap_func(svga);
|
|
|
|
/* Inform the user interface of any DPMS mode changes. */
|
|
if (svga->dpms) {
|
|
if (!svga->dpms_ui) {
|
|
svga->dpms_ui = 1;
|
|
ui_sb_set_text_w(plat_get_string(IDS_2143));
|
|
}
|
|
} else if (svga->dpms_ui) {
|
|
svga->dpms_ui = 0;
|
|
ui_sb_set_text_w(NULL);
|
|
}
|
|
}
|
|
|
|
static void
|
|
svga_do_render(svga_t *svga)
|
|
{
|
|
/* Always render a blank screen and nothing else while in DPMS mode. */
|
|
if (svga->dpms) {
|
|
svga_render_blank(svga);
|
|
return;
|
|
}
|
|
|
|
if (!svga->override) {
|
|
svga->render(svga);
|
|
|
|
svga->x_add = (svga->monitor->mon_overscan_x >> 1);
|
|
svga_render_overscan_left(svga);
|
|
svga_render_overscan_right(svga);
|
|
svga->x_add = (svga->monitor->mon_overscan_x >> 1) - svga->scrollcache;
|
|
}
|
|
|
|
if (svga->overlay_on) {
|
|
if (!svga->override && svga->overlay_draw)
|
|
svga->overlay_draw(svga, svga->displine + svga->y_add);
|
|
svga->overlay_on--;
|
|
if (svga->overlay_on && svga->interlace)
|
|
svga->overlay_on--;
|
|
}
|
|
|
|
if (svga->dac_hwcursor_on) {
|
|
if (!svga->override && svga->dac_hwcursor_draw)
|
|
svga->dac_hwcursor_draw(svga, svga->displine + svga->y_add);
|
|
svga->dac_hwcursor_on--;
|
|
if (svga->dac_hwcursor_on && svga->interlace)
|
|
svga->dac_hwcursor_on--;
|
|
}
|
|
|
|
if (svga->hwcursor_on) {
|
|
if (!svga->override && svga->hwcursor_draw)
|
|
svga->hwcursor_draw(svga, svga->displine + svga->y_add);
|
|
svga->hwcursor_on--;
|
|
if (svga->hwcursor_on && svga->interlace)
|
|
svga->hwcursor_on--;
|
|
}
|
|
}
|
|
|
|
void
|
|
svga_poll(void *p)
|
|
{
|
|
svga_t *svga = (svga_t *) p;
|
|
uint32_t x, blink_delay;
|
|
int wx, wy;
|
|
int ret, old_ma;
|
|
|
|
if (!vga_on && ibm8514_enabled && ibm8514_on) {
|
|
ibm8514_poll(&svga->dev8514, svga);
|
|
return;
|
|
} else if (!vga_on && xga_enabled && svga->xga.on) {
|
|
xga_poll(&svga->xga, svga);
|
|
return;
|
|
}
|
|
|
|
if (!svga->linepos) {
|
|
if (svga->displine == svga->hwcursor_latch.y && svga->hwcursor_latch.ena) {
|
|
svga->hwcursor_on = svga->hwcursor.cur_ysize - svga->hwcursor_latch.yoff;
|
|
svga->hwcursor_oddeven = 0;
|
|
}
|
|
|
|
if (svga->displine == (svga->hwcursor_latch.y + 1) && svga->hwcursor_latch.ena && svga->interlace) {
|
|
svga->hwcursor_on = svga->hwcursor.cur_ysize - (svga->hwcursor_latch.yoff + 1);
|
|
svga->hwcursor_oddeven = 1;
|
|
}
|
|
|
|
if (svga->displine == svga->dac_hwcursor_latch.y && svga->dac_hwcursor_latch.ena) {
|
|
svga->dac_hwcursor_on = svga->dac_hwcursor.cur_ysize - svga->dac_hwcursor_latch.yoff;
|
|
svga->dac_hwcursor_oddeven = 0;
|
|
}
|
|
|
|
if (svga->displine == (svga->dac_hwcursor_latch.y + 1) && svga->dac_hwcursor_latch.ena && svga->interlace) {
|
|
svga->dac_hwcursor_on = svga->dac_hwcursor.cur_ysize - (svga->dac_hwcursor_latch.yoff + 1);
|
|
svga->dac_hwcursor_oddeven = 1;
|
|
}
|
|
|
|
if (svga->displine == svga->overlay_latch.y && svga->overlay_latch.ena) {
|
|
svga->overlay_on = svga->overlay_latch.cur_ysize - svga->overlay_latch.yoff;
|
|
svga->overlay_oddeven = 0;
|
|
}
|
|
|
|
if (svga->displine == svga->overlay_latch.y + 1 && svga->overlay_latch.ena && svga->interlace) {
|
|
svga->overlay_on = svga->overlay_latch.cur_ysize - svga->overlay_latch.yoff;
|
|
svga->overlay_oddeven = 1;
|
|
}
|
|
|
|
timer_advance_u64(&svga->timer, svga->dispofftime);
|
|
svga->cgastat |= 1;
|
|
svga->linepos = 1;
|
|
|
|
if (svga->dispon) {
|
|
svga->hdisp_on = 1;
|
|
|
|
svga->ma &= svga->vram_display_mask;
|
|
if (svga->firstline == 2000) {
|
|
svga->firstline = svga->displine;
|
|
video_wait_for_buffer_monitor(svga->monitor_index);
|
|
}
|
|
|
|
if (svga->hwcursor_on || svga->dac_hwcursor_on || svga->overlay_on) {
|
|
svga->changedvram[svga->ma >> 12] = svga->changedvram[(svga->ma >> 12) + 1] = svga->interlace ? 3 : 2;
|
|
}
|
|
|
|
if (svga->vertical_linedbl) {
|
|
old_ma = svga->ma;
|
|
|
|
svga->displine <<= 1;
|
|
svga->y_add <<= 1;
|
|
|
|
svga_do_render(svga);
|
|
|
|
svga->displine++;
|
|
|
|
svga->ma = old_ma;
|
|
|
|
svga_do_render(svga);
|
|
|
|
svga->y_add >>= 1;
|
|
svga->displine >>= 1;
|
|
} else
|
|
svga_do_render(svga);
|
|
|
|
if (svga->lastline < svga->displine)
|
|
svga->lastline = svga->displine;
|
|
}
|
|
|
|
svga->displine++;
|
|
if (svga->interlace)
|
|
svga->displine++;
|
|
if ((svga->cgastat & 8) && ((svga->displine & 15) == (svga->crtc[0x11] & 15)) && svga->vslines)
|
|
svga->cgastat &= ~8;
|
|
svga->vslines++;
|
|
if (svga->displine > 1500)
|
|
svga->displine = 0;
|
|
} else {
|
|
timer_advance_u64(&svga->timer, svga->dispontime);
|
|
|
|
if (svga->dispon)
|
|
svga->cgastat &= ~1;
|
|
svga->hdisp_on = 0;
|
|
|
|
svga->linepos = 0;
|
|
if ((svga->sc == (svga->crtc[11] & 31)) || (svga->sc == svga->rowcount))
|
|
svga->con = 0;
|
|
if (svga->dispon) {
|
|
if (svga->linedbl && !svga->linecountff) {
|
|
svga->linecountff = 1;
|
|
svga->ma = svga->maback;
|
|
} else if (svga->sc == svga->rowcount) {
|
|
svga->linecountff = 0;
|
|
svga->sc = 0;
|
|
|
|
svga->maback += (svga->rowoffset << 3);
|
|
if (svga->interlace)
|
|
svga->maback += (svga->rowoffset << 3);
|
|
svga->maback &= svga->vram_display_mask;
|
|
svga->ma = svga->maback;
|
|
} else {
|
|
svga->linecountff = 0;
|
|
svga->sc++;
|
|
svga->sc &= 31;
|
|
svga->ma = svga->maback;
|
|
}
|
|
}
|
|
|
|
svga->hsync_divisor = !svga->hsync_divisor;
|
|
|
|
if (svga->hsync_divisor && (svga->crtc[0x17] & 4))
|
|
return;
|
|
|
|
svga->vc++;
|
|
svga->vc &= 2047;
|
|
|
|
if (svga->vc == svga->split) {
|
|
ret = 1;
|
|
|
|
if (svga->line_compare)
|
|
ret = svga->line_compare(svga);
|
|
|
|
if (ret) {
|
|
if (svga->interlace && svga->oddeven)
|
|
svga->ma = svga->maback = (svga->rowoffset << 1) + ((svga->crtc[5] & 0x60) >> 5);
|
|
else
|
|
svga->ma = svga->maback = ((svga->crtc[5] & 0x60) >> 5);
|
|
svga->ma = (svga->ma << 2);
|
|
svga->maback = (svga->maback << 2);
|
|
|
|
svga->sc = 0;
|
|
if (svga->attrregs[0x10] & 0x20) {
|
|
svga->scrollcache = 0;
|
|
svga->x_add = (svga->monitor->mon_overscan_x >> 1);
|
|
}
|
|
}
|
|
}
|
|
if (svga->vc == svga->dispend) {
|
|
if (svga->vblank_start)
|
|
svga->vblank_start(svga);
|
|
svga->dispon = 0;
|
|
blink_delay = (svga->crtc[11] & 0x60) >> 5;
|
|
if (svga->crtc[10] & 0x20)
|
|
svga->cursoron = 0;
|
|
else if (blink_delay == 2)
|
|
svga->cursoron = ((svga->blink % 96) >= 48);
|
|
else
|
|
svga->cursoron = svga->blink & (16 + (16 * blink_delay));
|
|
|
|
if (!(svga->gdcreg[6] & 1) && !(svga->blink & 15))
|
|
svga->fullchange = 2;
|
|
svga->blink = (svga->blink + 1) & 0x7f;
|
|
|
|
for (x = 0; x < ((svga->vram_mask + 1) >> 12); x++) {
|
|
if (svga->changedvram[x])
|
|
svga->changedvram[x]--;
|
|
}
|
|
if (svga->fullchange)
|
|
svga->fullchange--;
|
|
}
|
|
if (svga->vc == svga->vsyncstart) {
|
|
svga->dispon = 0;
|
|
svga->cgastat |= 8;
|
|
x = svga->hdisp;
|
|
|
|
if (svga->interlace && !svga->oddeven)
|
|
svga->lastline++;
|
|
if (svga->interlace && svga->oddeven)
|
|
svga->firstline--;
|
|
|
|
wx = x;
|
|
|
|
if (!svga->override) {
|
|
if (svga->vertical_linedbl) {
|
|
wy = (svga->lastline - svga->firstline) << 1;
|
|
svga_doblit(wx, wy, svga);
|
|
} else {
|
|
wy = svga->lastline - svga->firstline;
|
|
svga_doblit(wx, wy, svga);
|
|
}
|
|
}
|
|
|
|
svga->firstline = 2000;
|
|
svga->lastline = 0;
|
|
|
|
svga->firstline_draw = 2000;
|
|
svga->lastline_draw = 0;
|
|
|
|
svga->oddeven ^= 1;
|
|
|
|
svga->monitor->mon_changeframecount = svga->interlace ? 3 : 2;
|
|
svga->vslines = 0;
|
|
|
|
if (svga->interlace && svga->oddeven)
|
|
svga->ma = svga->maback = svga->ma_latch + (svga->rowoffset << 1) + ((svga->crtc[5] & 0x60) >> 5);
|
|
else
|
|
svga->ma = svga->maback = svga->ma_latch + ((svga->crtc[5] & 0x60) >> 5);
|
|
svga->ca = ((svga->crtc[0xe] << 8) | svga->crtc[0xf]) + ((svga->crtc[0xb] & 0x60) >> 5) + svga->ca_adj;
|
|
|
|
svga->ma = (svga->ma << 2);
|
|
svga->maback = (svga->maback << 2);
|
|
svga->ca = (svga->ca << 2);
|
|
|
|
if (svga->vsync_callback)
|
|
svga->vsync_callback(svga);
|
|
}
|
|
if (svga->vc == svga->vtotal) {
|
|
svga->vc = 0;
|
|
svga->sc = 0;
|
|
svga->dispon = 1;
|
|
svga->displine = (svga->interlace && svga->oddeven) ? 1 : 0;
|
|
|
|
svga->scrollcache = (svga->attrregs[0x13] & 0x0f);
|
|
if (!(svga->gdcreg[6] & 1) && !(svga->attrregs[0x10] & 1)) { /*Text mode*/
|
|
if (svga->seqregs[1] & 1)
|
|
svga->scrollcache &= 0x07;
|
|
else {
|
|
svga->scrollcache++;
|
|
if (svga->scrollcache > 8)
|
|
svga->scrollcache = 0;
|
|
}
|
|
} else if ((svga->render == svga_render_2bpp_lowres) || (svga->render == svga_render_2bpp_highres) || (svga->render == svga_render_4bpp_lowres) || (svga->render == svga_render_4bpp_highres))
|
|
svga->scrollcache &= 0x07;
|
|
else
|
|
svga->scrollcache = (svga->scrollcache & 0x06) >> 1;
|
|
|
|
if ((svga->seqregs[1] & 8) || (svga->render == svga_render_8bpp_lowres))
|
|
svga->scrollcache <<= 1;
|
|
|
|
svga->x_add = (svga->monitor->mon_overscan_x >> 1) - svga->scrollcache;
|
|
|
|
svga->linecountff = 0;
|
|
|
|
svga->hwcursor_on = 0;
|
|
svga->hwcursor_latch = svga->hwcursor;
|
|
|
|
svga->dac_hwcursor_on = 0;
|
|
svga->dac_hwcursor_latch = svga->dac_hwcursor;
|
|
|
|
svga->overlay_on = 0;
|
|
svga->overlay_latch = svga->overlay;
|
|
}
|
|
if (svga->sc == (svga->crtc[10] & 31))
|
|
svga->con = 1;
|
|
}
|
|
}
|
|
|
|
int
|
|
svga_init(const device_t *info, svga_t *svga, void *p, int memsize,
|
|
void (*recalctimings_ex)(struct svga_t *svga),
|
|
uint8_t (*video_in)(uint16_t addr, void *p),
|
|
void (*video_out)(uint16_t addr, uint8_t val, void *p),
|
|
void (*hwcursor_draw)(struct svga_t *svga, int displine),
|
|
void (*overlay_draw)(struct svga_t *svga, int displine))
|
|
{
|
|
int c, d, e;
|
|
|
|
svga->p = p;
|
|
svga->monitor_index = monitor_index_global;
|
|
svga->monitor = &monitors[svga->monitor_index];
|
|
|
|
for (c = 0; c < 256; c++) {
|
|
e = c;
|
|
for (d = 0; d < 8; d++) {
|
|
svga_rotate[d][c] = e;
|
|
e = (e >> 1) | ((e & 1) ? 0x80 : 0);
|
|
}
|
|
}
|
|
svga->readmode = 0;
|
|
|
|
svga->attrregs[0x11] = 0;
|
|
svga->overscan_color = 0x000000;
|
|
|
|
svga->monitor->mon_overscan_x = 16;
|
|
svga->monitor->mon_overscan_y = 32;
|
|
svga->x_add = 8;
|
|
svga->y_add = 16;
|
|
|
|
svga->crtc[0] = 63;
|
|
svga->crtc[6] = 255;
|
|
svga->dispontime = 1000ull << 32;
|
|
svga->dispofftime = 1000ull << 32;
|
|
svga->bpp = 8;
|
|
svga->vram = calloc(memsize, 1);
|
|
svga->vram_max = memsize;
|
|
svga->vram_display_mask = svga->vram_mask = memsize - 1;
|
|
svga->decode_mask = 0x7fffff;
|
|
svga->changedvram = calloc(memsize >> 12, 1);
|
|
svga->recalctimings_ex = recalctimings_ex;
|
|
svga->video_in = video_in;
|
|
svga->video_out = video_out;
|
|
svga->hwcursor_draw = hwcursor_draw;
|
|
svga->overlay_draw = overlay_draw;
|
|
|
|
svga->hwcursor.cur_xsize = svga->hwcursor.cur_ysize = 32;
|
|
|
|
svga->dac_hwcursor.cur_xsize = svga->dac_hwcursor.cur_ysize = 32;
|
|
|
|
svga->translate_address = NULL;
|
|
svga->ksc5601_english_font_type = 0;
|
|
|
|
vga_on = 1;
|
|
|
|
if ((info->flags & DEVICE_PCI) || (info->flags & DEVICE_VLB) || (info->flags & DEVICE_MCA)) {
|
|
mem_mapping_add(&svga->mapping, 0xa0000, 0x20000,
|
|
svga_read, svga_readw, svga_readl,
|
|
svga_write, svga_writew, svga_writel,
|
|
NULL, MEM_MAPPING_EXTERNAL, svga);
|
|
} else if ((info->flags & DEVICE_ISA) && (info->flags & DEVICE_AT)) {
|
|
mem_mapping_add(&svga->mapping, 0xa0000, 0x20000,
|
|
svga_read, svga_readw, NULL,
|
|
svga_write, svga_writew, NULL,
|
|
NULL, MEM_MAPPING_EXTERNAL, svga);
|
|
} else {
|
|
mem_mapping_add(&svga->mapping, 0xa0000, 0x20000,
|
|
svga_read, NULL, NULL,
|
|
svga_write, NULL, NULL,
|
|
NULL, MEM_MAPPING_EXTERNAL, svga);
|
|
}
|
|
|
|
timer_add(&svga->timer, svga_poll, svga, 1);
|
|
|
|
svga_pri = svga;
|
|
|
|
svga->ramdac_type = RAMDAC_6BIT;
|
|
|
|
svga->map8 = svga->pallook;
|
|
|
|
return 0;
|
|
}
|
|
|
|
void
|
|
svga_close(svga_t *svga)
|
|
{
|
|
free(svga->changedvram);
|
|
free(svga->vram);
|
|
|
|
if (svga->dpms_ui)
|
|
ui_sb_set_text_w(NULL);
|
|
|
|
svga_pri = NULL;
|
|
}
|
|
|
|
static uint32_t
|
|
svga_decode_addr(svga_t *svga, uint32_t addr, int write)
|
|
{
|
|
int memory_map_mode = (svga->gdcreg[6] >> 2) & 3;
|
|
|
|
addr &= 0x1ffff;
|
|
|
|
switch (memory_map_mode) {
|
|
case 0:
|
|
break;
|
|
case 1:
|
|
if (addr >= 0x10000)
|
|
return 0xffffffff;
|
|
break;
|
|
case 2:
|
|
addr -= 0x10000;
|
|
if (addr >= 0x8000)
|
|
return 0xffffffff;
|
|
break;
|
|
default:
|
|
case 3:
|
|
addr -= 0x18000;
|
|
if (addr >= 0x8000)
|
|
return 0xffffffff;
|
|
break;
|
|
}
|
|
|
|
if (memory_map_mode <= 1) {
|
|
if (svga->adv_flags & FLAG_EXTRA_BANKS)
|
|
addr = (addr & 0x17fff) + svga->extra_banks[(addr >> 15) & 1];
|
|
else {
|
|
if (write)
|
|
addr += svga->write_bank;
|
|
else
|
|
addr += svga->read_bank;
|
|
}
|
|
}
|
|
|
|
return addr;
|
|
}
|
|
|
|
static __inline void
|
|
svga_write_common(uint32_t addr, uint8_t val, uint8_t linear, void *p)
|
|
{
|
|
svga_t *svga = (svga_t *) p;
|
|
|
|
int writemask2 = svga->writemask, reset_wm = 0;
|
|
latch_t vall;
|
|
uint8_t wm = svga->writemask;
|
|
uint8_t count, i;
|
|
|
|
if (svga->adv_flags & FLAG_ADDR_BY8)
|
|
writemask2 = svga->seqregs[2];
|
|
|
|
cycles -= svga->monitor->mon_video_timing_write_b;
|
|
|
|
if (!linear) {
|
|
if (xga_enabled) {
|
|
if (((svga->xga.op_mode & 7) >= 4) && (svga->xga.aperture_cntl == 1)) {
|
|
if (val == 0xa5) { /*Memory size test of XGA*/
|
|
svga->xga.test = val;
|
|
svga->xga.a5_test = 1;
|
|
return;
|
|
} else if (val == 0x5a) {
|
|
svga->xga.test = val;
|
|
return;
|
|
} else if (val == 0x12 || val == 0x34) {
|
|
addr += svga->xga.write_bank;
|
|
svga->xga.vram[addr & svga->xga.vram_mask] = val;
|
|
svga->xga.linear_endian_reverse = 1;
|
|
return;
|
|
}
|
|
} else
|
|
svga->xga.on = 0;
|
|
}
|
|
addr = svga_decode_addr(svga, addr, 1);
|
|
|
|
if (addr == 0xffffffff)
|
|
return;
|
|
}
|
|
|
|
if (!(svga->gdcreg[6] & 1))
|
|
svga->fullchange = 2;
|
|
|
|
if ((svga->adv_flags & FLAG_ADDR_BY16) && (svga->writemode == 4 || svga->writemode == 5))
|
|
addr <<= 4;
|
|
else if ((svga->adv_flags & FLAG_ADDR_BY8) && (svga->writemode < 4))
|
|
addr <<= 3;
|
|
else if (((svga->chain4 && (svga->packed_chain4 || svga->force_old_addr)) || svga->fb_only) && (svga->writemode < 4)) {
|
|
writemask2 = 1 << (addr & 3);
|
|
addr &= ~3;
|
|
} else if (svga->chain4 && (svga->writemode < 4)) {
|
|
writemask2 = 1 << (addr & 3);
|
|
if (!linear)
|
|
addr &= ~3;
|
|
addr = ((addr & 0xfffc) << 2) | ((addr & 0x30000) >> 14) | (addr & ~0x3ffff);
|
|
} else if (svga->chain2_write) {
|
|
writemask2 &= ~0xa;
|
|
if (addr & 1)
|
|
writemask2 <<= 1;
|
|
addr &= ~1;
|
|
addr <<= 2;
|
|
} else
|
|
addr <<= 2;
|
|
|
|
addr &= svga->decode_mask;
|
|
|
|
if (svga->translate_address)
|
|
addr = svga->translate_address(addr, p);
|
|
|
|
if (addr >= svga->vram_max)
|
|
return;
|
|
|
|
addr &= svga->vram_mask;
|
|
|
|
svga->changedvram[addr >> 12] = svga->monitor->mon_changeframecount;
|
|
|
|
count = 4;
|
|
if (svga->adv_flags & FLAG_LATCH8)
|
|
count = 8;
|
|
|
|
/* Undocumented Cirrus Logic behavior: The datasheet says that, with EXT_WRITE and FLAG_ADDR_BY8, the write mask only
|
|
changes meaning in write modes 4 and 5, as well as write mode 1. In reality, however, all other write modes are also
|
|
affected, as proven by the Windows 3.1 CL-GD 5422/4 drivers in 8bpp modes. */
|
|
switch (svga->writemode) {
|
|
case 0:
|
|
val = ((val >> (svga->gdcreg[3] & 7)) | (val << (8 - (svga->gdcreg[3] & 7))));
|
|
if ((svga->gdcreg[8] == 0xff) && !(svga->gdcreg[3] & 0x18) && (!svga->gdcreg[1] || svga->set_reset_disabled)) {
|
|
for (i = 0; i < count; i++) {
|
|
if ((svga->adv_flags & FLAG_EXT_WRITE) && (svga->adv_flags & FLAG_ADDR_BY8)) {
|
|
if (writemask2 & (0x80 >> i))
|
|
svga->vram[addr | i] = val;
|
|
} else {
|
|
if (writemask2 & (1 << i))
|
|
svga->vram[addr | i] = val;
|
|
}
|
|
}
|
|
return;
|
|
} else {
|
|
for (i = 0; i < count; i++) {
|
|
if (svga->gdcreg[1] & (1 << i))
|
|
vall.b[i] = !!(svga->gdcreg[0] & (1 << i)) * 0xff;
|
|
else
|
|
vall.b[i] = val;
|
|
}
|
|
}
|
|
break;
|
|
case 1:
|
|
for (i = 0; i < count; i++) {
|
|
if ((svga->adv_flags & FLAG_EXT_WRITE) && (svga->adv_flags & FLAG_ADDR_BY8)) {
|
|
if (writemask2 & (0x80 >> i))
|
|
svga->vram[addr | i] = svga->latch.b[i];
|
|
} else {
|
|
if (writemask2 & (1 << i))
|
|
svga->vram[addr | i] = svga->latch.b[i];
|
|
}
|
|
}
|
|
return;
|
|
case 2:
|
|
for (i = 0; i < count; i++)
|
|
vall.b[i] = !!(val & (1 << i)) * 0xff;
|
|
|
|
if (!(svga->gdcreg[3] & 0x18) && (!svga->gdcreg[1] || svga->set_reset_disabled)) {
|
|
for (i = 0; i < count; i++) {
|
|
if ((svga->adv_flags & FLAG_EXT_WRITE) && (svga->adv_flags & FLAG_ADDR_BY8)) {
|
|
if (writemask2 & (0x80 >> i))
|
|
svga->vram[addr | i] = (vall.b[i] & svga->gdcreg[8]) | (svga->latch.b[i] & ~svga->gdcreg[8]);
|
|
} else {
|
|
if (writemask2 & (1 << i))
|
|
svga->vram[addr | i] = (vall.b[i] & svga->gdcreg[8]) | (svga->latch.b[i] & ~svga->gdcreg[8]);
|
|
}
|
|
}
|
|
return;
|
|
}
|
|
break;
|
|
case 3:
|
|
val = ((val >> (svga->gdcreg[3] & 7)) | (val << (8 - (svga->gdcreg[3] & 7))));
|
|
wm = svga->gdcreg[8];
|
|
svga->gdcreg[8] &= val;
|
|
|
|
for (i = 0; i < count; i++)
|
|
vall.b[i] = !!(svga->gdcreg[0] & (1 << i)) * 0xff;
|
|
|
|
reset_wm = 1;
|
|
break;
|
|
default:
|
|
if (svga->ven_write)
|
|
svga->ven_write(svga, val, addr);
|
|
return;
|
|
}
|
|
|
|
switch (svga->gdcreg[3] & 0x18) {
|
|
case 0x00: /* Set */
|
|
for (i = 0; i < count; i++) {
|
|
if ((svga->adv_flags & FLAG_EXT_WRITE) && (svga->adv_flags & FLAG_ADDR_BY8)) {
|
|
if (writemask2 & (0x80 >> i))
|
|
svga->vram[addr | i] = (vall.b[i] & svga->gdcreg[8]) | (svga->latch.b[i] & ~svga->gdcreg[8]);
|
|
} else {
|
|
if (writemask2 & (1 << i))
|
|
svga->vram[addr | i] = (vall.b[i] & svga->gdcreg[8]) | (svga->latch.b[i] & ~svga->gdcreg[8]);
|
|
}
|
|
}
|
|
break;
|
|
case 0x08: /* AND */
|
|
for (i = 0; i < count; i++) {
|
|
if ((svga->adv_flags & FLAG_EXT_WRITE) && (svga->adv_flags & FLAG_ADDR_BY8)) {
|
|
if (writemask2 & (0x80 >> i))
|
|
svga->vram[addr | i] = (vall.b[i] | ~svga->gdcreg[8]) & svga->latch.b[i];
|
|
} else {
|
|
if (writemask2 & (1 << i))
|
|
svga->vram[addr | i] = (vall.b[i] | ~svga->gdcreg[8]) & svga->latch.b[i];
|
|
}
|
|
}
|
|
break;
|
|
case 0x10: /* OR */
|
|
for (i = 0; i < count; i++) {
|
|
if ((svga->adv_flags & FLAG_EXT_WRITE) && (svga->adv_flags & FLAG_ADDR_BY8)) {
|
|
if (writemask2 & (0x80 >> i))
|
|
svga->vram[addr | i] = (vall.b[i] & svga->gdcreg[8]) | svga->latch.b[i];
|
|
} else {
|
|
if (writemask2 & (1 << i))
|
|
svga->vram[addr | i] = (vall.b[i] & svga->gdcreg[8]) | svga->latch.b[i];
|
|
}
|
|
}
|
|
break;
|
|
case 0x18: /* XOR */
|
|
for (i = 0; i < count; i++) {
|
|
if ((svga->adv_flags & FLAG_EXT_WRITE) && (svga->adv_flags & FLAG_ADDR_BY8)) {
|
|
if (writemask2 & (0x80 >> i))
|
|
svga->vram[addr | i] = (vall.b[i] & svga->gdcreg[8]) ^ svga->latch.b[i];
|
|
} else {
|
|
if (writemask2 & (1 << i))
|
|
svga->vram[addr | i] = (vall.b[i] & svga->gdcreg[8]) ^ svga->latch.b[i];
|
|
}
|
|
}
|
|
break;
|
|
}
|
|
|
|
if (reset_wm)
|
|
svga->gdcreg[8] = wm;
|
|
}
|
|
|
|
static __inline uint8_t
|
|
svga_read_common(uint32_t addr, uint8_t linear, void *p)
|
|
{
|
|
svga_t *svga = (svga_t *) p;
|
|
uint32_t latch_addr = 0;
|
|
int readplane = svga->readplane;
|
|
uint8_t count, i;
|
|
uint8_t plane, pixel;
|
|
uint8_t temp, ret;
|
|
|
|
if (svga->adv_flags & FLAG_ADDR_BY8)
|
|
readplane = svga->gdcreg[4] & 7;
|
|
|
|
cycles -= svga->monitor->mon_video_timing_read_b;
|
|
|
|
if (!linear) {
|
|
if (xga_enabled) {
|
|
if (((svga->xga.op_mode & 7) >= 4) && (svga->xga.aperture_cntl == 1)) {
|
|
if (svga->xga.test == 0xa5) { /*Memory size test of XGA*/
|
|
svga->xga.on = 1;
|
|
return svga->xga.test;
|
|
} else if (svga->xga.test == 0x5a) {
|
|
svga->xga.on = 1;
|
|
return svga->xga.test;
|
|
} else if (addr == 0xa0000 || addr == 0xa0010) {
|
|
addr += svga->xga.read_bank;
|
|
return svga->xga.vram[addr & svga->xga.vram_mask];
|
|
}
|
|
} else
|
|
svga->xga.on = 0;
|
|
}
|
|
addr = svga_decode_addr(svga, addr, 0);
|
|
|
|
if (addr == 0xffffffff)
|
|
return 0xff;
|
|
}
|
|
|
|
count = 2;
|
|
if (svga->adv_flags & FLAG_LATCH8)
|
|
count = 3;
|
|
|
|
latch_addr = (addr << count) & svga->decode_mask;
|
|
count = (1 << count);
|
|
|
|
if (svga->adv_flags & FLAG_ADDR_BY16)
|
|
addr <<= 4;
|
|
else if (svga->adv_flags & FLAG_ADDR_BY8)
|
|
addr <<= 3;
|
|
else if ((svga->chain4 && (svga->packed_chain4 || svga->force_old_addr)) || svga->fb_only) {
|
|
addr &= svga->decode_mask;
|
|
if (svga->translate_address)
|
|
addr = svga->translate_address(addr, p);
|
|
if (addr >= svga->vram_max)
|
|
return 0xff;
|
|
latch_addr = (addr & svga->vram_mask) & ~3;
|
|
for (i = 0; i < count; i++)
|
|
svga->latch.b[i] = svga->vram[latch_addr | i];
|
|
return svga->vram[addr & svga->vram_mask];
|
|
} else if (svga->chain4 && !svga->force_old_addr) {
|
|
readplane = addr & 3;
|
|
addr = ((addr & 0xfffc) << 2) | ((addr & 0x30000) >> 14) | (addr & ~0x3ffff);
|
|
} else if (svga->chain2_read) {
|
|
readplane = (readplane & 2) | (addr & 1);
|
|
addr &= ~1;
|
|
addr <<= 2;
|
|
} else
|
|
addr <<= 2;
|
|
|
|
addr &= svga->decode_mask;
|
|
if (svga->translate_address) {
|
|
latch_addr = svga->translate_address(latch_addr, p);
|
|
addr = svga->translate_address(addr, p);
|
|
}
|
|
|
|
/* standard VGA latched access */
|
|
if (latch_addr >= svga->vram_max) {
|
|
for (i = 0; i < count; i++)
|
|
svga->latch.b[i] = 0xff;
|
|
} else {
|
|
latch_addr &= svga->vram_mask;
|
|
|
|
for (i = 0; i < count; i++)
|
|
svga->latch.b[i] = svga->vram[latch_addr | i];
|
|
}
|
|
|
|
if (addr >= svga->vram_max)
|
|
return 0xff;
|
|
|
|
addr &= svga->vram_mask;
|
|
|
|
if (svga->readmode) {
|
|
temp = 0xff;
|
|
|
|
for (pixel = 0; pixel < 8; pixel++) {
|
|
for (plane = 0; plane < count; plane++) {
|
|
if (svga->colournocare & (1 << plane)) {
|
|
/* If we care about a plane, and the pixel has a mismatch on it, clear its bit. */
|
|
if (((svga->latch.b[plane] >> pixel) & 1) != ((svga->colourcompare >> plane) & 1))
|
|
temp &= ~(1 << pixel);
|
|
}
|
|
}
|
|
}
|
|
|
|
ret = temp;
|
|
} else
|
|
ret = svga->vram[addr | readplane];
|
|
|
|
return ret;
|
|
}
|
|
|
|
void
|
|
svga_write(uint32_t addr, uint8_t val, void *p)
|
|
{
|
|
svga_write_common(addr, val, 0, p);
|
|
}
|
|
|
|
void
|
|
svga_write_linear(uint32_t addr, uint8_t val, void *p)
|
|
{
|
|
svga_write_common(addr, val, 1, p);
|
|
}
|
|
|
|
uint8_t
|
|
svga_read(uint32_t addr, void *p)
|
|
{
|
|
return svga_read_common(addr, 0, p);
|
|
}
|
|
|
|
uint8_t
|
|
svga_read_linear(uint32_t addr, void *p)
|
|
{
|
|
return svga_read_common(addr, 1, p);
|
|
}
|
|
|
|
void
|
|
svga_doblit(int wx, int wy, svga_t *svga)
|
|
{
|
|
int y_add, x_add, y_start, x_start, bottom;
|
|
uint32_t *p;
|
|
int i, j;
|
|
int xs_temp, ys_temp;
|
|
|
|
y_add = (enable_overscan) ? svga->monitor->mon_overscan_y : 0;
|
|
x_add = (enable_overscan) ? svga->monitor->mon_overscan_x : 0;
|
|
y_start = (enable_overscan) ? 0 : (svga->monitor->mon_overscan_y >> 1);
|
|
x_start = (enable_overscan) ? 0 : (svga->monitor->mon_overscan_x >> 1);
|
|
bottom = (svga->monitor->mon_overscan_y >> 1) + (svga->crtc[8] & 0x1f);
|
|
|
|
if (svga->vertical_linedbl) {
|
|
y_add <<= 1;
|
|
y_start <<= 1;
|
|
bottom <<= 1;
|
|
}
|
|
|
|
if ((wx <= 0) || (wy <= 0))
|
|
return;
|
|
|
|
if (svga->vertical_linedbl)
|
|
svga->y_add <<= 1;
|
|
|
|
xs_temp = wx;
|
|
ys_temp = wy + 1;
|
|
if (svga->vertical_linedbl)
|
|
ys_temp++;
|
|
if (xs_temp < 64)
|
|
xs_temp = 640;
|
|
if (ys_temp < 32)
|
|
ys_temp = 200;
|
|
|
|
if ((svga->crtc[0x17] & 0x80) && ((xs_temp != svga->monitor->mon_xsize) || (ys_temp != svga->monitor->mon_ysize) || video_force_resize_get_monitor(svga->monitor_index))) {
|
|
/* Screen res has changed.. fix up, and let them know. */
|
|
svga->monitor->mon_xsize = xs_temp;
|
|
svga->monitor->mon_ysize = ys_temp;
|
|
|
|
if ((svga->monitor->mon_xsize > 1984) || (svga->monitor->mon_ysize > 2016)) {
|
|
/* 2048x2048 is the biggest safe render texture, to account for overscan,
|
|
we suppress overscan starting from x 1984 and y 2016. */
|
|
x_add = 0;
|
|
y_add = 0;
|
|
suppress_overscan = 1;
|
|
} else
|
|
suppress_overscan = 0;
|
|
|
|
/* Block resolution changes while in DPMS mode to avoid getting a bogus
|
|
screen width (320). We're already rendering a blank screen anyway. */
|
|
if (!svga->dpms)
|
|
set_screen_size_monitor(svga->monitor->mon_xsize + x_add, svga->monitor->mon_ysize + y_add, svga->monitor_index);
|
|
|
|
if (video_force_resize_get_monitor(svga->monitor_index))
|
|
video_force_resize_set_monitor(0, svga->monitor_index);
|
|
}
|
|
|
|
if ((wx >= 160) && ((wy + 1) >= 120)) {
|
|
/* Draw (overscan_size - scroll size) lines of overscan on top and bottom. */
|
|
for (i = 0; i < svga->y_add; i++) {
|
|
p = &svga->monitor->target_buffer->line[i & 0x7ff][0];
|
|
|
|
for (j = 0; j < (svga->monitor->mon_xsize + x_add); j++)
|
|
p[j] = svga->overscan_color;
|
|
}
|
|
|
|
for (i = 0; i < bottom; i++) {
|
|
p = &svga->monitor->target_buffer->line[(svga->monitor->mon_ysize + svga->y_add + i) & 0x7ff][0];
|
|
|
|
for (j = 0; j < (svga->monitor->mon_xsize + x_add); j++)
|
|
p[j] = svga->overscan_color;
|
|
}
|
|
}
|
|
|
|
video_blit_memtoscreen_monitor(x_start, y_start, svga->monitor->mon_xsize + x_add, svga->monitor->mon_ysize + y_add, svga->monitor_index);
|
|
|
|
if (svga->vertical_linedbl)
|
|
svga->vertical_linedbl >>= 1;
|
|
}
|
|
|
|
void
|
|
svga_writeb_linear(uint32_t addr, uint8_t val, void *p)
|
|
{
|
|
svga_t *svga = (svga_t *) p;
|
|
|
|
if (!svga->fast) {
|
|
svga_write_linear(addr, val, p);
|
|
return;
|
|
}
|
|
|
|
addr &= svga->decode_mask;
|
|
if (addr >= svga->vram_max)
|
|
return;
|
|
addr &= svga->vram_mask;
|
|
svga->changedvram[addr >> 12] = svga->monitor->mon_changeframecount;
|
|
*(uint8_t *) &svga->vram[addr] = val;
|
|
}
|
|
|
|
void
|
|
svga_writew_common(uint32_t addr, uint16_t val, uint8_t linear, void *p)
|
|
{
|
|
svga_t *svga = (svga_t *) p;
|
|
|
|
if (!svga->fast) {
|
|
svga_write_common(addr, val, linear, p);
|
|
svga_write_common(addr + 1, val >> 8, linear, p);
|
|
return;
|
|
}
|
|
|
|
cycles -= svga->monitor->mon_video_timing_write_w;
|
|
|
|
if (!linear) {
|
|
addr = svga_decode_addr(svga, addr, 1);
|
|
|
|
if (addr == 0xffffffff)
|
|
return;
|
|
}
|
|
|
|
addr &= svga->decode_mask;
|
|
if (svga->translate_address) {
|
|
uint32_t addr2 = svga->translate_address(addr, p);
|
|
if (addr2 < svga->vram_max) {
|
|
svga->vram[addr2 & svga->vram_mask] = val & 0xff;
|
|
svga->changedvram[addr2 >> 12] = svga->monitor->mon_changeframecount;
|
|
}
|
|
addr2 = svga->translate_address(addr + 1, p);
|
|
if (addr2 < svga->vram_max) {
|
|
svga->vram[addr2 & svga->vram_mask] = (val >> 8) & 0xff;
|
|
svga->changedvram[addr2 >> 12] = svga->monitor->mon_changeframecount;
|
|
}
|
|
return;
|
|
}
|
|
if (addr >= svga->vram_max)
|
|
return;
|
|
addr &= svga->vram_mask;
|
|
|
|
svga->changedvram[addr >> 12] = svga->monitor->mon_changeframecount;
|
|
*(uint16_t *) &svga->vram[addr] = val;
|
|
}
|
|
|
|
void
|
|
svga_writew(uint32_t addr, uint16_t val, void *p)
|
|
{
|
|
svga_writew_common(addr, val, 0, p);
|
|
}
|
|
|
|
void
|
|
svga_writew_linear(uint32_t addr, uint16_t val, void *p)
|
|
{
|
|
svga_writew_common(addr, val, 1, p);
|
|
}
|
|
|
|
void
|
|
svga_writel_common(uint32_t addr, uint32_t val, uint8_t linear, void *p)
|
|
{
|
|
svga_t *svga = (svga_t *) p;
|
|
|
|
if (!svga->fast) {
|
|
svga_write_common(addr, val, linear, p);
|
|
svga_write_common(addr + 1, val >> 8, linear, p);
|
|
svga_write_common(addr + 2, val >> 16, linear, p);
|
|
svga_write_common(addr + 3, val >> 24, linear, p);
|
|
return;
|
|
}
|
|
|
|
cycles -= svga->monitor->mon_video_timing_write_l;
|
|
|
|
if (!linear) {
|
|
addr = svga_decode_addr(svga, addr, 1);
|
|
|
|
if (addr == 0xffffffff)
|
|
return;
|
|
}
|
|
|
|
addr &= svga->decode_mask;
|
|
if (svga->translate_address) {
|
|
uint32_t addr2 = svga->translate_address(addr, p);
|
|
if (addr2 < svga->vram_max) {
|
|
svga->vram[addr2 & svga->vram_mask] = val & 0xff;
|
|
svga->changedvram[addr2 >> 12] = svga->monitor->mon_changeframecount;
|
|
}
|
|
addr2 = svga->translate_address(addr + 1, p);
|
|
if (addr2 < svga->vram_max) {
|
|
svga->vram[addr2 & svga->vram_mask] = (val >> 8) & 0xff;
|
|
svga->changedvram[addr2 >> 12] = svga->monitor->mon_changeframecount;
|
|
}
|
|
addr2 = svga->translate_address(addr + 2, p);
|
|
if (addr2 < svga->vram_max) {
|
|
svga->vram[addr2 & svga->vram_mask] = (val >> 16) & 0xff;
|
|
svga->changedvram[addr2 >> 12] = svga->monitor->mon_changeframecount;
|
|
}
|
|
addr2 = svga->translate_address(addr + 3, p);
|
|
if (addr2 < svga->vram_max) {
|
|
svga->vram[addr2 & svga->vram_mask] = (val >> 24) & 0xff;
|
|
svga->changedvram[addr2 >> 12] = svga->monitor->mon_changeframecount;
|
|
}
|
|
return;
|
|
}
|
|
if (addr >= svga->vram_max)
|
|
return;
|
|
addr &= svga->vram_mask;
|
|
|
|
svga->changedvram[addr >> 12] = svga->monitor->mon_changeframecount;
|
|
*(uint32_t *) &svga->vram[addr] = val;
|
|
}
|
|
|
|
void
|
|
svga_writel(uint32_t addr, uint32_t val, void *p)
|
|
{
|
|
svga_writel_common(addr, val, 0, p);
|
|
}
|
|
|
|
void
|
|
svga_writel_linear(uint32_t addr, uint32_t val, void *p)
|
|
{
|
|
svga_writel_common(addr, val, 1, p);
|
|
}
|
|
|
|
uint8_t
|
|
svga_readb_linear(uint32_t addr, void *p)
|
|
{
|
|
svga_t *svga = (svga_t *) p;
|
|
|
|
if (!svga->fast)
|
|
return svga_read_linear(addr, p);
|
|
|
|
addr &= svga->decode_mask;
|
|
if (addr >= svga->vram_max)
|
|
return 0xff;
|
|
|
|
return *(uint8_t *) &svga->vram[addr & svga->vram_mask];
|
|
}
|
|
|
|
uint16_t
|
|
svga_readw_common(uint32_t addr, uint8_t linear, void *p)
|
|
{
|
|
svga_t *svga = (svga_t *) p;
|
|
|
|
if (!svga->fast)
|
|
return svga_read_common(addr, linear, p) | (svga_read_common(addr + 1, linear, p) << 8);
|
|
|
|
cycles -= svga->monitor->mon_video_timing_read_w;
|
|
|
|
if (!linear) {
|
|
addr = svga_decode_addr(svga, addr, 0);
|
|
|
|
if (addr == 0xffffffff)
|
|
return 0xffff;
|
|
}
|
|
|
|
addr &= svga->decode_mask;
|
|
if (svga->translate_address) {
|
|
uint8_t val1 = 0xff, val2 = 0xff;
|
|
uint32_t addr2 = svga->translate_address(addr, p);
|
|
if (addr2 < svga->vram_max)
|
|
val1 = svga->vram[addr2 & svga->vram_mask];
|
|
addr2 = svga->translate_address(addr + 1, p);
|
|
if (addr2 < svga->vram_max)
|
|
val2 = svga->vram[addr2 & svga->vram_mask];
|
|
return (val2 << 8) | val1;
|
|
}
|
|
if (addr >= svga->vram_max)
|
|
return 0xffff;
|
|
|
|
return *(uint16_t *) &svga->vram[addr & svga->vram_mask];
|
|
}
|
|
|
|
uint16_t
|
|
svga_readw(uint32_t addr, void *p)
|
|
{
|
|
return svga_readw_common(addr, 0, p);
|
|
}
|
|
|
|
uint16_t
|
|
svga_readw_linear(uint32_t addr, void *p)
|
|
{
|
|
return svga_readw_common(addr, 1, p);
|
|
}
|
|
|
|
uint32_t
|
|
svga_readl_common(uint32_t addr, uint8_t linear, void *p)
|
|
{
|
|
svga_t *svga = (svga_t *) p;
|
|
|
|
if (!svga->fast) {
|
|
return svga_read_common(addr, linear, p) | (svga_read_common(addr + 1, linear, p) << 8) | (svga_read_common(addr + 2, linear, p) << 16) | (svga_read_common(addr + 3, linear, p) << 24);
|
|
}
|
|
|
|
cycles -= svga->monitor->mon_video_timing_read_l;
|
|
|
|
if (!linear) {
|
|
addr = svga_decode_addr(svga, addr, 0);
|
|
|
|
if (addr == 0xffffffff)
|
|
return 0xffffffff;
|
|
}
|
|
|
|
addr &= svga->decode_mask;
|
|
if (svga->translate_address) {
|
|
uint8_t val1 = 0xff, val2 = 0xff, val3 = 0xff, val4 = 0xff;
|
|
uint32_t addr2 = svga->translate_address(addr, p);
|
|
if (addr2 < svga->vram_max)
|
|
val1 = svga->vram[addr2 & svga->vram_mask];
|
|
addr2 = svga->translate_address(addr + 1, p);
|
|
if (addr2 < svga->vram_max)
|
|
val2 = svga->vram[addr2 & svga->vram_mask];
|
|
addr2 = svga->translate_address(addr + 2, p);
|
|
if (addr2 < svga->vram_max)
|
|
val3 = svga->vram[addr2 & svga->vram_mask];
|
|
addr2 = svga->translate_address(addr + 3, p);
|
|
if (addr2 < svga->vram_max)
|
|
val4 = svga->vram[addr2 & svga->vram_mask];
|
|
return (val4 << 24) | (val3 << 16) | (val2 << 8) | val1;
|
|
}
|
|
if (addr >= svga->vram_max)
|
|
return 0xffffffff;
|
|
|
|
return *(uint32_t *) &svga->vram[addr & svga->vram_mask];
|
|
}
|
|
|
|
uint32_t
|
|
svga_readl(uint32_t addr, void *p)
|
|
{
|
|
return svga_readl_common(addr, 0, p);
|
|
}
|
|
|
|
uint32_t
|
|
svga_readl_linear(uint32_t addr, void *p)
|
|
{
|
|
return svga_readl_common(addr, 1, p);
|
|
}
|