400 lines
14 KiB
C
400 lines
14 KiB
C
#include <stdio.h>
|
|
#include <stdint.h>
|
|
#include <string.h>
|
|
#include <stdlib.h>
|
|
#include <wchar.h>
|
|
#include <math.h>
|
|
#ifndef INFINITY
|
|
# define INFINITY (__builtin_inff())
|
|
#endif
|
|
#include "../ibm.h"
|
|
#include "cpu.h"
|
|
#include "x86.h"
|
|
#include "x87.h"
|
|
#include "../mem.h"
|
|
#include "../pic.h"
|
|
#include "../timer.h"
|
|
#include "../floppy/floppy.h"
|
|
#include "../floppy/fdc.h"
|
|
#include "386_common.h"
|
|
|
|
|
|
#define CPU_BLOCK_END()
|
|
|
|
extern int codegen_flags_changed;
|
|
|
|
extern int nmi_enable;
|
|
|
|
int inscounts[256];
|
|
uint32_t oldpc2;
|
|
|
|
int trap;
|
|
|
|
uint16_t flags,eflags;
|
|
uint32_t oldds,oldss,olddslimit,oldsslimit,olddslimitw,oldsslimitw;
|
|
|
|
x86seg gdt,ldt,idt,tr;
|
|
x86seg _cs,_ds,_es,_ss,_fs,_gs;
|
|
x86seg _oldds;
|
|
|
|
|
|
|
|
extern int cpl_override;
|
|
|
|
int has_fpu;
|
|
extern int fpucount;
|
|
uint16_t rds;
|
|
uint16_t ea_rseg;
|
|
|
|
int is486;
|
|
int cgate32;
|
|
|
|
uint32_t cr2, cr3, cr4;
|
|
uint32_t dr[8];
|
|
|
|
|
|
uint8_t romext[32768];
|
|
uint8_t *ram,*rom;
|
|
|
|
uint32_t rmdat32;
|
|
#define rmdat rmdat32
|
|
#define fetchdat rmdat32
|
|
uint32_t backupregs[16];
|
|
extern int oddeven;
|
|
int inttype;
|
|
|
|
|
|
uint32_t oldcs2;
|
|
uint32_t oldecx;
|
|
|
|
uint32_t *eal_r, *eal_w;
|
|
|
|
uint16_t *mod1add[2][8];
|
|
uint32_t *mod1seg[8];
|
|
|
|
#if 0
|
|
static __inline void fetch_ea_32_long(uint32_t rmdat)
|
|
{
|
|
eal_r = eal_w = NULL;
|
|
easeg = cpu_state.ea_seg->base;
|
|
ea_rseg = cpu_state.ea_seg->seg;
|
|
if (cpu_rm == 4)
|
|
{
|
|
uint8_t sib = rmdat >> 8;
|
|
|
|
switch (cpu_mod)
|
|
{
|
|
case 0:
|
|
cpu_state.eaaddr = cpu_state.regs[sib & 7].l;
|
|
cpu_state.pc++;
|
|
break;
|
|
case 1:
|
|
cpu_state.pc++;
|
|
cpu_state.eaaddr = ((uint32_t)(int8_t)getbyte()) + cpu_state.regs[sib & 7].l;
|
|
/* pc++; */
|
|
break;
|
|
case 2:
|
|
cpu_state.eaaddr = (fastreadl(cs + cpu_state.pc + 1)) + cpu_state.regs[sib & 7].l;
|
|
cpu_state.pc += 5;
|
|
break;
|
|
}
|
|
/*SIB byte present*/
|
|
if ((sib & 7) == 5 && !cpu_mod)
|
|
cpu_state.eaaddr = getlong();
|
|
else if ((sib & 6) == 4 && !cpu_state.ssegs)
|
|
{
|
|
easeg = ss;
|
|
ea_rseg = SS;
|
|
cpu_state.ea_seg = &_ss;
|
|
}
|
|
if (((sib >> 3) & 7) != 4)
|
|
cpu_state.eaaddr += cpu_state.regs[(sib >> 3) & 7].l << (sib >> 6);
|
|
}
|
|
else
|
|
{
|
|
cpu_state.eaaddr = cpu_state.regs[cpu_rm].l;
|
|
if (cpu_mod)
|
|
{
|
|
if (cpu_rm == 5 && !cpu_state.ssegs)
|
|
{
|
|
easeg = ss;
|
|
ea_rseg = SS;
|
|
cpu_state.ea_seg = &_ss;
|
|
}
|
|
if (cpu_mod == 1)
|
|
{
|
|
cpu_state.eaaddr += ((uint32_t)(int8_t)(rmdat >> 8));
|
|
cpu_state.pc++;
|
|
}
|
|
else
|
|
{
|
|
cpu_state.eaaddr += getlong();
|
|
}
|
|
}
|
|
else if (cpu_rm == 5)
|
|
{
|
|
cpu_state.eaaddr = getlong();
|
|
}
|
|
}
|
|
if (easeg != 0xFFFFFFFF && ((easeg + cpu_state.eaaddr) & 0xFFF) <= 0xFFC)
|
|
{
|
|
uint32_t addr = easeg + cpu_state.eaaddr;
|
|
if ( readlookup2[addr >> 12] != -1)
|
|
eal_r = (uint32_t *)(readlookup2[addr >> 12] + addr);
|
|
if (writelookup2[addr >> 12] != -1)
|
|
eal_w = (uint32_t *)(writelookup2[addr >> 12] + addr);
|
|
}
|
|
}
|
|
|
|
static __inline void fetch_ea_16_long(uint32_t rmdat)
|
|
{
|
|
eal_r = eal_w = NULL;
|
|
easeg = cpu_state.ea_seg->base;
|
|
ea_rseg = cpu_state.ea_seg->seg;
|
|
if (!cpu_mod && cpu_rm == 6)
|
|
{
|
|
cpu_state.eaaddr = getword();
|
|
}
|
|
else
|
|
{
|
|
switch (cpu_mod)
|
|
{
|
|
case 0:
|
|
cpu_state.eaaddr = 0;
|
|
break;
|
|
case 1:
|
|
cpu_state.eaaddr = (uint16_t)(int8_t)(rmdat >> 8); cpu_state.pc++;
|
|
break;
|
|
case 2:
|
|
cpu_state.eaaddr = getword();
|
|
break;
|
|
}
|
|
cpu_state.eaaddr += (*mod1add[0][cpu_rm]) + (*mod1add[1][cpu_rm]);
|
|
if (mod1seg[cpu_rm] == &ss && !cpu_state.ssegs)
|
|
{
|
|
easeg = ss;
|
|
ea_rseg = SS;
|
|
cpu_state.ea_seg = &_ss;
|
|
}
|
|
cpu_state.eaaddr &= 0xFFFF;
|
|
}
|
|
if (easeg != 0xFFFFFFFF && ((easeg + cpu_state.eaaddr) & 0xFFF) <= 0xFFC)
|
|
{
|
|
uint32_t addr = easeg + cpu_state.eaaddr;
|
|
if ( readlookup2[addr >> 12] != -1)
|
|
eal_r = (uint32_t *)(readlookup2[addr >> 12] + addr);
|
|
if (writelookup2[addr >> 12] != -1)
|
|
eal_w = (uint32_t *)(writelookup2[addr >> 12] + addr);
|
|
}
|
|
}
|
|
#endif
|
|
|
|
#define fetch_ea_16(rmdat) cpu_state.pc++; cpu_mod=(rmdat >> 6) & 3; cpu_reg=(rmdat >> 3) & 7; cpu_rm = rmdat & 7; if (cpu_mod != 3) { fetch_ea_16_long(rmdat); if (cpu_state.abrt) return 0; }
|
|
#define fetch_ea_32(rmdat) cpu_state.pc++; cpu_mod=(rmdat >> 6) & 3; cpu_reg=(rmdat >> 3) & 7; cpu_rm = rmdat & 7; if (cpu_mod != 3) { fetch_ea_32_long(rmdat); } if (cpu_state.abrt) return 0
|
|
|
|
#include "x86_flags.h"
|
|
|
|
#define getbytef() ((uint8_t)(fetchdat)); cpu_state.pc++
|
|
#define getwordf() ((uint16_t)(fetchdat)); cpu_state.pc+=2
|
|
#define getbyte2f() ((uint8_t)(fetchdat>>8)); cpu_state.pc++
|
|
#define getword2f() ((uint16_t)(fetchdat>>8)); cpu_state.pc+=2
|
|
extern int xout;
|
|
|
|
int oldi;
|
|
|
|
uint32_t testr[9];
|
|
extern int dontprint;
|
|
|
|
#undef NOTRM
|
|
#define NOTRM if (!(msw & 1) || (eflags & VM_FLAG))\
|
|
{ \
|
|
x86_int(6); \
|
|
return 0; \
|
|
}
|
|
|
|
#define OP_TABLE(name) ops_ ## name
|
|
|
|
#define CLOCK_CYCLES(c) cycles -= (c)
|
|
#define CLOCK_CYCLES_ALWAYS(c) cycles -= (c)
|
|
|
|
#include "x86_ops.h"
|
|
|
|
#undef NOTRM
|
|
#define NOTRM if (!(msw & 1) || (eflags & VM_FLAG))\
|
|
{ \
|
|
x86_int(6); \
|
|
break; \
|
|
}
|
|
|
|
void exec386(int cycs)
|
|
{
|
|
uint8_t temp;
|
|
uint32_t addr;
|
|
int tempi;
|
|
int cycdiff;
|
|
int oldcyc;
|
|
|
|
cycles+=cycs;
|
|
/* output=3; */
|
|
while (cycles>0)
|
|
{
|
|
int cycle_period = (timer_count >> TIMER_SHIFT) + 1;
|
|
|
|
cycdiff=0;
|
|
oldcyc=cycles;
|
|
timer_start_period(cycles << TIMER_SHIFT);
|
|
/* pclog("%i %02X\n", ins, ram[8]); */
|
|
while (cycdiff < cycle_period)
|
|
{
|
|
/* testr[0]=EAX; testr[1]=EBX; testr[2]=ECX; testr[3]=EDX;
|
|
testr[4]=ESI; testr[5]=EDI; testr[6]=EBP; testr[7]=ESP;*/
|
|
/* testr[8]=flags;*/
|
|
/* oldcs2=oldcs; */
|
|
/* oldpc2=oldpc; */
|
|
oldcs=CS;
|
|
cpu_state.oldpc = cpu_state.pc;
|
|
oldcpl=CPL;
|
|
cpu_state.op32 = use32;
|
|
|
|
dontprint=0;
|
|
|
|
cpu_state.ea_seg = &_ds;
|
|
cpu_state.ssegs = 0;
|
|
|
|
fetchdat = fastreadl(cs + cpu_state.pc);
|
|
|
|
if (!cpu_state.abrt)
|
|
{
|
|
trap = flags & T_FLAG;
|
|
opcode = fetchdat & 0xFF;
|
|
fetchdat >>= 8;
|
|
|
|
if (output == 3)
|
|
{
|
|
pclog("%04X(%06X):%04X : %08X %08X %08X %08X %04X %04X %04X(%08X) %04X %04X %04X(%08X) %08X %08X %08X SP=%04X:%08X %02X %04X %i %08X %08X %i %i %02X %02X %02X %02X %02X %f %02X%02X %02X%02X %02X%02X %02X\n",CS,cs,cpu_state.pc,EAX,EBX,ECX,EDX,CS,DS,ES,es,FS,GS,SS,ss,EDI,ESI,EBP,SS,ESP,opcode,flags,ins,0, ldt.base, CPL, stack32, pic.pend, pic.mask, pic.mask2, pic2.pend, pic2.mask, pit.c[0], ram[0xB270+0x3F5], ram[0xB270+0x3F4], ram[0xB270+0x3F7], ram[0xB270+0x3F6], ram[0xB270+0x3F9], ram[0xB270+0x3F8], ram[0x4430+0x0D49]);
|
|
}
|
|
cpu_state.pc++;
|
|
x86_opcodes[(opcode | cpu_state.op32) & 0x3ff](fetchdat);
|
|
}
|
|
|
|
if (!use32) cpu_state.pc &= 0xffff;
|
|
|
|
if (cpu_state.abrt)
|
|
{
|
|
flags_rebuild();
|
|
/* pclog("Abort\n"); */
|
|
/* if (CS == 0x228) pclog("Abort at %04X:%04X - %i %i %i\n",CS,pc,notpresent,nullseg,cpu_state.abrt); */
|
|
/* if (testr[0]!=EAX) pclog("EAX corrupted %08X\n",pc);
|
|
if (testr[1]!=EBX) pclog("EBX corrupted %08X\n",pc);
|
|
if (testr[2]!=ECX) pclog("ECX corrupted %08X\n",pc);
|
|
if (testr[3]!=EDX) pclog("EDX corrupted %08X\n",pc);
|
|
if (testr[4]!=ESI) pclog("ESI corrupted %08X\n",pc);
|
|
if (testr[5]!=EDI) pclog("EDI corrupted %08X\n",pc);
|
|
if (testr[6]!=EBP) pclog("EBP corrupted %08X\n",pc);
|
|
if (testr[7]!=ESP) pclog("ESP corrupted %08X\n",pc);*/
|
|
/* if (testr[8]!=flags) pclog("FLAGS corrupted %08X\n",pc);*/
|
|
tempi = cpu_state.abrt;
|
|
cpu_state.abrt = 0;
|
|
x86_doabrt(tempi);
|
|
if (cpu_state.abrt)
|
|
{
|
|
cpu_state.abrt = 0;
|
|
CS = oldcs;
|
|
cpu_state.pc = cpu_state.oldpc;
|
|
pclog("Double fault %i\n", ins);
|
|
pmodeint(8, 0);
|
|
if (cpu_state.abrt)
|
|
{
|
|
cpu_state.abrt = 0;
|
|
softresetx86();
|
|
cpu_set_edx();
|
|
pclog("Triple fault - reset\n");
|
|
}
|
|
}
|
|
}
|
|
cycdiff=oldcyc-cycles;
|
|
|
|
if (trap)
|
|
{
|
|
flags_rebuild();
|
|
/* oldpc=pc; */
|
|
/* oldcs=CS; */
|
|
if (msw&1)
|
|
{
|
|
pmodeint(1,0);
|
|
}
|
|
else
|
|
{
|
|
writememw(ss,(SP-2)&0xFFFF,flags);
|
|
writememw(ss,(SP-4)&0xFFFF,CS);
|
|
writememw(ss,(SP-6)&0xFFFF,cpu_state.pc);
|
|
SP-=6;
|
|
addr = (1 << 2) + idt.base;
|
|
flags&=~I_FLAG;
|
|
flags&=~T_FLAG;
|
|
cpu_state.pc=readmemw(0,addr);
|
|
loadcs(readmemw(0,addr+2));
|
|
}
|
|
}
|
|
else if (nmi && nmi_enable)
|
|
{
|
|
cpu_state.oldpc = cpu_state.pc;
|
|
oldcs = CS;
|
|
/* pclog("NMI\n"); */
|
|
x86_int(2);
|
|
nmi_enable = 0;
|
|
if (nmi_auto_clear)
|
|
{
|
|
nmi_auto_clear = 0;
|
|
nmi = 0;
|
|
}
|
|
}
|
|
else if ((flags&I_FLAG) && pic_intpending)
|
|
{
|
|
temp=picinterrupt();
|
|
if (temp!=0xFF)
|
|
{
|
|
/* if (temp == 0x54) pclog("Take int 54\n"); */
|
|
/* if (output) output=3; */
|
|
/* if (temp == 0xd) pclog("Hardware int %02X %i %04X(%08X):%08X\n",temp,ins, CS,cs,pc); */
|
|
/* if (temp==0x54) output=3; */
|
|
flags_rebuild();
|
|
if (msw&1)
|
|
{
|
|
pmodeint(temp,0);
|
|
}
|
|
else
|
|
{
|
|
writememw(ss,(SP-2)&0xFFFF,flags);
|
|
writememw(ss,(SP-4)&0xFFFF,CS);
|
|
writememw(ss,(SP-6)&0xFFFF,cpu_state.pc);
|
|
SP-=6;
|
|
addr = (temp << 2) + idt.base;
|
|
flags&=~I_FLAG;
|
|
flags&=~T_FLAG;
|
|
oxpc=cpu_state.pc;
|
|
cpu_state.pc=readmemw(0,addr);
|
|
loadcs(readmemw(0,addr+2));
|
|
/* if (temp==0x76) pclog("INT to %04X:%04X\n",CS,pc); */
|
|
}
|
|
/* pclog("Now at %04X(%08X):%08X\n", CS, cs, pc); */
|
|
}
|
|
}
|
|
|
|
ins++;
|
|
insc++;
|
|
|
|
if (timetolive)
|
|
{
|
|
timetolive--;
|
|
if (!timetolive)
|
|
fatal("Life expired\n");
|
|
}
|
|
}
|
|
|
|
tsc += cycdiff;
|
|
|
|
timer_end_period(cycles << TIMER_SHIFT);
|
|
}
|
|
}
|