IBM.H is gone, video stuff re-organized. Keyboard stuff reorganized. Machines that have their own video, mouse and/or keyboard now have all this in their machine file. Fixed and other cleanups here and there.
191 lines
5.7 KiB
C
191 lines
5.7 KiB
C
/*
|
|
* 86Box A hypervisor and IBM PC system emulator that specializes in
|
|
* running old operating systems and software designed for IBM
|
|
* PC systems and compatibles from 1981 through fairly recent
|
|
* system designs based on the PCI bus.
|
|
*
|
|
* This file is part of the 86Box distribution.
|
|
*
|
|
* STG1702 true colour RAMDAC emulation.
|
|
*
|
|
* Version: @(#)vid_stg_ramdac.c 1.0.2 2017/11/04
|
|
*
|
|
* Authors: Sarah Walker, <http://pcem-emulator.co.uk/>
|
|
* Miran Grca, <mgrca8@gmail.com>
|
|
*
|
|
* Copyright 2008-2017 Sarah Walker.
|
|
* Copyright 2016,2017 Miran Grca.
|
|
*/
|
|
#include <stdio.h>
|
|
#include <stdint.h>
|
|
#include <string.h>
|
|
#include <wchar.h>
|
|
#include "../86box.h"
|
|
#include "../mem.h"
|
|
#include "video.h"
|
|
#include "vid_svga.h"
|
|
#include "vid_stg_ramdac.h"
|
|
|
|
|
|
static int stg_state_read[2][8] = {{1,2,3,4,0,0,0,0}, {1,2,3,4,5,6,7,7}};
|
|
static int stg_state_write[8] = {0,0,0,0,0,6,7,7};
|
|
|
|
|
|
void stg_ramdac_set_bpp(svga_t *svga, stg_ramdac_t *ramdac)
|
|
{
|
|
if (ramdac->command & 0x8)
|
|
{
|
|
switch (ramdac->regs[3])
|
|
{
|
|
case 0: case 5: case 7: svga->bpp = 8; break;
|
|
case 1: case 2: case 8: svga->bpp = 15; break;
|
|
case 3: case 6: svga->bpp = 16; break;
|
|
case 4: case 9: svga->bpp = 24; break;
|
|
default: svga->bpp = 8; break;
|
|
}
|
|
}
|
|
else
|
|
{
|
|
switch (ramdac->command >> 5)
|
|
{
|
|
case 0: svga->bpp = 8; break;
|
|
case 5: svga->bpp = 15; break;
|
|
case 6: svga->bpp = 16; break;
|
|
case 7: svga->bpp = 24; break;
|
|
default: svga->bpp = 8; break;
|
|
}
|
|
}
|
|
svga_recalctimings(svga);
|
|
}
|
|
|
|
void stg_ramdac_out(uint16_t addr, uint8_t val, stg_ramdac_t *ramdac, svga_t *svga)
|
|
{
|
|
int didwrite, old;
|
|
switch (addr)
|
|
{
|
|
case 0x3c6:
|
|
switch (ramdac->magic_count)
|
|
{
|
|
case 0: case 1: case 2: case 3:
|
|
break;
|
|
case 4:
|
|
old = ramdac->command;
|
|
ramdac->command = val;
|
|
if ((old ^ val) & 8)
|
|
{
|
|
stg_ramdac_set_bpp(svga, ramdac);
|
|
}
|
|
else
|
|
{
|
|
if ((old ^ val) & 0xE0)
|
|
{
|
|
stg_ramdac_set_bpp(svga, ramdac);
|
|
}
|
|
}
|
|
break;
|
|
case 5:
|
|
ramdac->index = (ramdac->index & 0xff00) | val;
|
|
break;
|
|
case 6:
|
|
ramdac->index = (ramdac->index & 0xff) | (val << 8);
|
|
break;
|
|
case 7:
|
|
if (ramdac->index < 0x100)
|
|
{
|
|
ramdac->regs[ramdac->index] = val;
|
|
}
|
|
if ((ramdac->index == 3) && (ramdac->command & 8)) stg_ramdac_set_bpp(svga, ramdac);
|
|
ramdac->index++;
|
|
break;
|
|
}
|
|
didwrite = (ramdac->magic_count >= 4);
|
|
ramdac->magic_count = stg_state_write[ramdac->magic_count & 7];
|
|
if (didwrite) return;
|
|
break;
|
|
case 0x3c7: case 0x3c8: case 0x3c9:
|
|
ramdac->magic_count=0;
|
|
break;
|
|
}
|
|
svga_out(addr, val, svga);
|
|
}
|
|
|
|
uint8_t stg_ramdac_in(uint16_t addr, stg_ramdac_t *ramdac, svga_t *svga)
|
|
{
|
|
uint8_t temp = 0xff;
|
|
switch (addr)
|
|
{
|
|
case 0x3c6:
|
|
switch (ramdac->magic_count)
|
|
{
|
|
case 0: case 1: case 2: case 3:
|
|
temp = 0xff;
|
|
break;
|
|
case 4:
|
|
temp = ramdac->command;
|
|
break;
|
|
case 5:
|
|
temp = ramdac->index & 0xff;
|
|
break;
|
|
case 6:
|
|
temp = ramdac->index >> 8;
|
|
break;
|
|
case 7:
|
|
switch (ramdac->index)
|
|
{
|
|
case 0:
|
|
temp = 0x44;
|
|
break;
|
|
case 1:
|
|
temp = 0x03;
|
|
break;
|
|
case 7:
|
|
temp = 0x88;
|
|
break;
|
|
default:
|
|
if (ramdac->index < 0x100) temp = ramdac->regs[ramdac->index];
|
|
else temp = 0xff;
|
|
break;
|
|
}
|
|
ramdac->index++;
|
|
break;
|
|
}
|
|
ramdac->magic_count = stg_state_read[(ramdac->command & 0x10) ? 1 : 0][ramdac->magic_count & 7];
|
|
return temp;
|
|
case 0x3c7: case 0x3c8: case 0x3c9:
|
|
ramdac->magic_count=0;
|
|
break;
|
|
}
|
|
return svga_in(addr, svga);
|
|
}
|
|
|
|
float stg_getclock(int clock, void *p)
|
|
{
|
|
stg_ramdac_t *ramdac = (stg_ramdac_t *)p;
|
|
float t;
|
|
int m, n1, n2;
|
|
float d;
|
|
if (clock == 0) return 25175000.0;
|
|
if (clock == 1) return 28322000.0;
|
|
clock ^= 1; /*Clocks 2 and 3 seem to be reversed*/
|
|
m = (ramdac->regs[clock] & 0x7f) + 2; /* B+2 */
|
|
n1 = ((ramdac->regs[clock] >> 8) & 0x1f) + 2; /* N1+2 */
|
|
n2 = ((ramdac->regs[clock] >> 13) & 0x07); /* D */
|
|
switch (n2)
|
|
{
|
|
case 0:
|
|
d = 1.0;
|
|
break;
|
|
case 1:
|
|
d = 2.0;
|
|
break;
|
|
case 2:
|
|
d = 4.0;
|
|
break;
|
|
case 3:
|
|
d = 8.0;
|
|
break;
|
|
}
|
|
t = (14318184.0 * ((float)m / d)) / (float)n1;
|
|
return t;
|
|
}
|