dc46480aa4
Added experimental NVidia Riva TNT2 emulation (patch from MoochMcGee); ASUS P/I-P54TP4XE, ASUS P/I-P55T2P4, and ASUS P/I-P55TVP4 are back; National Semiconductor PC87306 Super I/O chip now correctly reenables devices after a chip power cycle; Several FDC improvements and the behavior is now a bit closer to real hardware (based on actual tests); Added MR Intel Advanced/ATX with Microid Research BIOS with support for 4 floppy drives and up to 4 IDE controllers; Added floppy drives 3 and 4, bringing the maximum to 4; You can now connect hard disks to the tertiary IDE controller; Correct undocumented behavior of the LEA instruction with register is back on 286 and later CPU's; Pentium-rea models with Intel chipsets now have port 92 (with alternate reset and alternate A20 toggle); Overhauled DMA channel read and write routines and fixed cascading; Improved IMG detection of a bad BPB (or complete lack of a BPB); Added preliminary emulation of PS/2 1.44 MB and PC-98 1.25 MB 3-mode drives (both have an inverted DENSEL pin); Removed the incorrect Amstrad mouse patch from TheCollector1995; Fixed ATAPI CD-ROM disk change detection; Windows IOCTL CD-ROM handler now tries to use direct SCSI passthrough for more things, including obtaining CD-ROM capacity; The Diamond Stealth32 (ET4000/W32p) now also works correctly on the two Award SiS 496/497 boxes; The (S)VGA handler now converts 6-bit RAMDAC RGB channels to standard 8-bit RGB using a lookup table generated at emulator start, calculated using the correct intensity conversion method and treating intensity 64 as equivalent to 63; Moved a few options from the Configuration dialog box to the menu; SIO, PIIX, and PIIX3 now have the reset control register on port CF9 as they should; Several bugfixes.
355 lines
11 KiB
C
355 lines
11 KiB
C
#define cond_O ( VF_SET())
|
|
#define cond_NO (!VF_SET())
|
|
#define cond_B ( CF_SET())
|
|
#define cond_NB (!CF_SET())
|
|
#define cond_E ( ZF_SET())
|
|
#define cond_NE (!ZF_SET())
|
|
#define cond_BE ( CF_SET() || ZF_SET())
|
|
#define cond_NBE (!CF_SET() && !ZF_SET())
|
|
#define cond_S ( NF_SET())
|
|
#define cond_NS (!NF_SET())
|
|
#define cond_P ( PF_SET())
|
|
#define cond_NP (!PF_SET())
|
|
#define cond_L (((NF_SET()) ? 1 : 0) != ((VF_SET()) ? 1 : 0))
|
|
#define cond_NL (((NF_SET()) ? 1 : 0) == ((VF_SET()) ? 1 : 0))
|
|
#define cond_LE (((NF_SET()) ? 1 : 0) != ((VF_SET()) ? 1 : 0) || (ZF_SET()))
|
|
#define cond_NLE (((NF_SET()) ? 1 : 0) == ((VF_SET()) ? 1 : 0) && (!ZF_SET()))
|
|
|
|
#define opJ(condition) \
|
|
static int opJ ## condition(uint32_t fetchdat) \
|
|
{ \
|
|
int8_t offset = (int8_t)getbytef(); \
|
|
CLOCK_CYCLES(timing_bnt); \
|
|
if (cond_ ## condition) \
|
|
{ \
|
|
cpu_state.pc += offset; \
|
|
CLOCK_CYCLES_ALWAYS(timing_bt); \
|
|
CPU_BLOCK_END(); \
|
|
PREFETCH_RUN(timing_bt+timing_bnt, 2, -1, 0,0,0,0, 0); \
|
|
PREFETCH_FLUSH(); \
|
|
return 1; \
|
|
} \
|
|
PREFETCH_RUN(timing_bnt, 2, -1, 0,0,0,0, 0); \
|
|
return 0; \
|
|
} \
|
|
\
|
|
static int opJ ## condition ## _w(uint32_t fetchdat) \
|
|
{ \
|
|
int16_t offset = (int16_t)getwordf(); \
|
|
CLOCK_CYCLES(timing_bnt); \
|
|
if (cond_ ## condition) \
|
|
{ \
|
|
cpu_state.pc += offset; \
|
|
CLOCK_CYCLES_ALWAYS(timing_bt); \
|
|
CPU_BLOCK_END(); \
|
|
PREFETCH_RUN(timing_bt+timing_bnt, 3, -1, 0,0,0,0, 0); \
|
|
PREFETCH_FLUSH(); \
|
|
return 1; \
|
|
} \
|
|
PREFETCH_RUN(timing_bnt, 3, -1, 0,0,0,0, 0); \
|
|
return 0; \
|
|
} \
|
|
\
|
|
static int opJ ## condition ## _l(uint32_t fetchdat) \
|
|
{ \
|
|
uint32_t offset = getlong(); if (cpu_state.abrt) return 1; \
|
|
CLOCK_CYCLES(timing_bnt); \
|
|
if (cond_ ## condition) \
|
|
{ \
|
|
cpu_state.pc += offset; \
|
|
CLOCK_CYCLES_ALWAYS(timing_bt); \
|
|
CPU_BLOCK_END(); \
|
|
PREFETCH_RUN(timing_bt+timing_bnt, 5, -1, 0,0,0,0, 0); \
|
|
PREFETCH_FLUSH(); \
|
|
return 1; \
|
|
} \
|
|
PREFETCH_RUN(timing_bnt, 5, -1, 0,0,0,0, 0); \
|
|
return 0; \
|
|
} \
|
|
|
|
opJ(O)
|
|
opJ(NO)
|
|
opJ(B)
|
|
opJ(NB)
|
|
opJ(E)
|
|
opJ(NE)
|
|
opJ(BE)
|
|
opJ(NBE)
|
|
opJ(S)
|
|
opJ(NS)
|
|
opJ(P)
|
|
opJ(NP)
|
|
opJ(L)
|
|
opJ(NL)
|
|
opJ(LE)
|
|
opJ(NLE)
|
|
|
|
|
|
|
|
static int opLOOPNE_w(uint32_t fetchdat)
|
|
{
|
|
int8_t offset = (int8_t)getbytef();
|
|
CX--;
|
|
CLOCK_CYCLES((is486) ? 7 : 11);
|
|
PREFETCH_RUN(11, 2, -1, 0,0,0,0, 0);
|
|
if (CX && !ZF_SET())
|
|
{
|
|
cpu_state.pc += offset;
|
|
CPU_BLOCK_END();
|
|
PREFETCH_FLUSH();
|
|
return 1;
|
|
}
|
|
return 0;
|
|
}
|
|
static int opLOOPNE_l(uint32_t fetchdat)
|
|
{
|
|
int8_t offset = (int8_t)getbytef();
|
|
ECX--;
|
|
CLOCK_CYCLES((is486) ? 7 : 11);
|
|
PREFETCH_RUN(11, 2, -1, 0,0,0,0, 0);
|
|
if (ECX && !ZF_SET())
|
|
{
|
|
cpu_state.pc += offset;
|
|
CPU_BLOCK_END();
|
|
PREFETCH_FLUSH();
|
|
return 1;
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
static int opLOOPE_w(uint32_t fetchdat)
|
|
{
|
|
int8_t offset = (int8_t)getbytef();
|
|
CX--;
|
|
CLOCK_CYCLES((is486) ? 7 : 11);
|
|
PREFETCH_RUN(11, 2, -1, 0,0,0,0, 0);
|
|
if (CX && ZF_SET())
|
|
{
|
|
cpu_state.pc += offset;
|
|
CPU_BLOCK_END();
|
|
PREFETCH_FLUSH();
|
|
return 1;
|
|
}
|
|
return 0;
|
|
}
|
|
static int opLOOPE_l(uint32_t fetchdat)
|
|
{
|
|
int8_t offset = (int8_t)getbytef();
|
|
ECX--;
|
|
CLOCK_CYCLES((is486) ? 7 : 11);
|
|
PREFETCH_RUN(11, 2, -1, 0,0,0,0, 0);
|
|
if (ECX && ZF_SET())
|
|
{
|
|
cpu_state.pc += offset;
|
|
CPU_BLOCK_END();
|
|
PREFETCH_FLUSH();
|
|
return 1;
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
static int opLOOP_w(uint32_t fetchdat)
|
|
{
|
|
int8_t offset = (int8_t)getbytef();
|
|
CX--;
|
|
CLOCK_CYCLES((is486) ? 7 : 11);
|
|
PREFETCH_RUN(11, 2, -1, 0,0,0,0, 0);
|
|
if (CX)
|
|
{
|
|
cpu_state.pc += offset;
|
|
CPU_BLOCK_END();
|
|
PREFETCH_FLUSH();
|
|
return 1;
|
|
}
|
|
return 0;
|
|
}
|
|
static int opLOOP_l(uint32_t fetchdat)
|
|
{
|
|
int8_t offset = (int8_t)getbytef();
|
|
ECX--;
|
|
CLOCK_CYCLES((is486) ? 7 : 11);
|
|
PREFETCH_RUN(11, 2, -1, 0,0,0,0, 0);
|
|
if (ECX)
|
|
{
|
|
cpu_state.pc += offset;
|
|
CPU_BLOCK_END();
|
|
PREFETCH_FLUSH();
|
|
return 1;
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
static int opJCXZ(uint32_t fetchdat)
|
|
{
|
|
int8_t offset = (int8_t)getbytef();
|
|
CLOCK_CYCLES(5);
|
|
if (!CX)
|
|
{
|
|
cpu_state.pc += offset;
|
|
CLOCK_CYCLES(4);
|
|
CPU_BLOCK_END();
|
|
PREFETCH_RUN(9, 2, -1, 0,0,0,0, 0);
|
|
PREFETCH_FLUSH();
|
|
return 1;
|
|
}
|
|
PREFETCH_RUN(5, 2, -1, 0,0,0,0, 0);
|
|
return 0;
|
|
}
|
|
static int opJECXZ(uint32_t fetchdat)
|
|
{
|
|
int8_t offset = (int8_t)getbytef();
|
|
CLOCK_CYCLES(5);
|
|
if (!ECX)
|
|
{
|
|
cpu_state.pc += offset;
|
|
CLOCK_CYCLES(4);
|
|
CPU_BLOCK_END();
|
|
PREFETCH_RUN(9, 2, -1, 0,0,0,0, 0);
|
|
PREFETCH_FLUSH();
|
|
return 1;
|
|
}
|
|
PREFETCH_RUN(5, 2, -1, 0,0,0,0, 0);
|
|
return 0;
|
|
}
|
|
|
|
|
|
static int opJMP_r8(uint32_t fetchdat)
|
|
{
|
|
int8_t offset = (int8_t)getbytef();
|
|
cpu_state.pc += offset;
|
|
CPU_BLOCK_END();
|
|
CLOCK_CYCLES((is486) ? 3 : 7);
|
|
PREFETCH_RUN(7, 2, -1, 0,0,0,0, 0);
|
|
PREFETCH_FLUSH();
|
|
return 0;
|
|
}
|
|
static int opJMP_r16(uint32_t fetchdat)
|
|
{
|
|
int16_t offset = (int16_t)getwordf();
|
|
cpu_state.pc += offset;
|
|
CPU_BLOCK_END();
|
|
CLOCK_CYCLES((is486) ? 3 : 7);
|
|
PREFETCH_RUN(7, 3, -1, 0,0,0,0, 0);
|
|
PREFETCH_FLUSH();
|
|
return 0;
|
|
}
|
|
static int opJMP_r32(uint32_t fetchdat)
|
|
{
|
|
int32_t offset = (int32_t)getlong(); if (cpu_state.abrt) return 1;
|
|
cpu_state.pc += offset;
|
|
CPU_BLOCK_END();
|
|
CLOCK_CYCLES((is486) ? 3 : 7);
|
|
PREFETCH_RUN(7, 5, -1, 0,0,0,0, 0);
|
|
PREFETCH_FLUSH();
|
|
return 0;
|
|
}
|
|
|
|
static int opJMP_far_a16(uint32_t fetchdat)
|
|
{
|
|
uint16_t addr = getwordf();
|
|
uint16_t seg = getword(); if (cpu_state.abrt) return 1;
|
|
uint32_t oxpc = cpu_state.pc;
|
|
cpu_state.pc = addr;
|
|
loadcsjmp(seg, oxpc);
|
|
CPU_BLOCK_END();
|
|
PREFETCH_RUN(11, 5, -1, 0,0,0,0, 0);
|
|
PREFETCH_FLUSH();
|
|
return 0;
|
|
}
|
|
static int opJMP_far_a32(uint32_t fetchdat)
|
|
{
|
|
uint32_t addr = getlong();
|
|
uint16_t seg = getword(); if (cpu_state.abrt) return 1;
|
|
uint32_t oxpc = cpu_state.pc;
|
|
cpu_state.pc = addr;
|
|
loadcsjmp(seg, oxpc);
|
|
CPU_BLOCK_END();
|
|
PREFETCH_RUN(11, 7, -1, 0,0,0,0, 0);
|
|
PREFETCH_FLUSH();
|
|
return 0;
|
|
}
|
|
|
|
static int opCALL_r16(uint32_t fetchdat)
|
|
{
|
|
int16_t addr = (int16_t)getwordf();
|
|
PUSH_W(cpu_state.pc);
|
|
cpu_state.pc += addr;
|
|
CPU_BLOCK_END();
|
|
CLOCK_CYCLES((is486) ? 3 : 7);
|
|
PREFETCH_RUN(7, 3, -1, 0,0,1,0, 0);
|
|
PREFETCH_FLUSH();
|
|
return 0;
|
|
}
|
|
static int opCALL_r32(uint32_t fetchdat)
|
|
{
|
|
int32_t addr = getlong(); if (cpu_state.abrt) return 1;
|
|
PUSH_L(cpu_state.pc);
|
|
cpu_state.pc += addr;
|
|
CPU_BLOCK_END();
|
|
CLOCK_CYCLES((is486) ? 3 : 7);
|
|
PREFETCH_RUN(7, 5, -1, 0,0,0,1, 0);
|
|
PREFETCH_FLUSH();
|
|
return 0;
|
|
}
|
|
|
|
static int opRET_w(uint32_t fetchdat)
|
|
{
|
|
uint16_t ret;
|
|
|
|
ret = POP_W(); if (cpu_state.abrt) return 1;
|
|
cpu_state.pc = ret;
|
|
CPU_BLOCK_END();
|
|
|
|
CLOCK_CYCLES((is486) ? 5 : 10);
|
|
PREFETCH_RUN(10, 1, -1, 1,0,0,0, 0);
|
|
PREFETCH_FLUSH();
|
|
return 0;
|
|
}
|
|
static int opRET_l(uint32_t fetchdat)
|
|
{
|
|
uint32_t ret;
|
|
|
|
ret = POP_L(); if (cpu_state.abrt) return 1;
|
|
cpu_state.pc = ret;
|
|
CPU_BLOCK_END();
|
|
|
|
CLOCK_CYCLES((is486) ? 5 : 10);
|
|
PREFETCH_RUN(10, 1, -1, 0,1,0,0, 0);
|
|
PREFETCH_FLUSH();
|
|
return 0;
|
|
}
|
|
|
|
static int opRET_w_imm(uint32_t fetchdat)
|
|
{
|
|
uint16_t offset = getwordf();
|
|
uint16_t ret;
|
|
|
|
ret = POP_W(); if (cpu_state.abrt) return 1;
|
|
if (stack32) ESP += offset;
|
|
else SP += offset;
|
|
cpu_state.pc = ret;
|
|
CPU_BLOCK_END();
|
|
|
|
CLOCK_CYCLES((is486) ? 5 : 10);
|
|
PREFETCH_RUN(10, 5, -1, 1,0,0,0, 0);
|
|
PREFETCH_FLUSH();
|
|
return 0;
|
|
}
|
|
static int opRET_l_imm(uint32_t fetchdat)
|
|
{
|
|
uint16_t offset = getwordf();
|
|
uint32_t ret;
|
|
|
|
ret = POP_L(); if (cpu_state.abrt) return 1;
|
|
if (stack32) ESP += offset;
|
|
else SP += offset;
|
|
cpu_state.pc = ret;
|
|
CPU_BLOCK_END();
|
|
|
|
CLOCK_CYCLES((is486) ? 5 : 10);
|
|
PREFETCH_RUN(10, 5, -1, 0,1,0,0, 0);
|
|
PREFETCH_FLUSH();
|
|
return 0;
|
|
}
|
|
|