552a87ea3d
Cleaned up the parallel port emulation, added IRQ support, and made enabling/disabling per port; Added the Award 430NX and the Intel Classic/PCI (Alfredo, 420TX); Finished the 586MC1; Added 8087 emulation; Moved Cyrix 6x86'es to the Dev branch; Sanitized/cleaned up memregs.c/h and intel.c/h; Split the chipsets from machines and sanitized Port 92 emulation; Added support for the 15bpp mode to the Compaq ATI 28800; Moved the MR 386DX and 486 machines to the Dev branch; Ported the new dynamic recompiler from PCem, but it remains in Dev branch until after v2.00; Ported the new timer code from PCem; Cleaned up the CPU table of unused stuff and better optimized its structure; Ported the Open-XT and Open-AT from VARCem, the Open-AT is in the Dev branch; Ported the XT MFM controller rewrite and adding of more controllers (incl. two RLL ones), from VARCem; Added the AHA-1540A and the BusTek BT-542B; Moved the Sumo SCSI-AT to the Dev branch; Minor IDE, FDC, and floppy drive code clean-ups; Made NCR 5380/53C400-based cards' BIOS address configurable; Got rid of the legacy romset variable; Unified (video) buffer and buffer32 into one and make the unified buffer 32-bit; Added the Amstead PPC512 per PCem patch by John Elliott; Switched memory mapping granularity from 16k to 4k (less than 1k not possible due to internal pages); Rewrote the CL-GD 54xx blitter, fixes Win-OS/2 on the 54x6 among other thing; Added the Image Manager 1024 and Professional Graphics Controller per PCem patch by John Elliott and work done on VARCem; Added Headland HT-216, GC-205 and Video 7 VGA 1024i emulation based on PCem commit; Implemented the fuction keys for the Toshiba T1000/T1200/T3100 enhancement; Amstrad MegaPC does now works correctly with non-internal graphics card; The SLiRP code no longer casts a packed struct type to a non-packed struct type; The Xi8088 and PB410a no longer hang on 86Box when PS/2 mouse is not present; The S3 Virge on BeOS is no longer broken (was broken by build #1591); OS/2 2.0 build 6.167 now sees key presses again; Xi8088 now work on CGA again; 86F images converted from either the old or new variants of the HxC MFM format now work correctly; Hardware interrupts with a vector of 0xFF are now handled correctly; OPTi 495SX boards no longer incorrectly have 64 MB maximum RAM when 32 MB is correct; Fixed VNC keyboard input bugs; Fixed AT RTC periodic interrupt - Chicago 58s / 73f / 73g / 81 MIDI play no longer hangs with the build's own VTD driver; Fixed mouse polling with internal mice - Amstrad and Olivetti mice now work correctly; Triones ATAPI DMA driver now correctly reads a file at the end of a CD image with a sectors number not divisible by 4; Compaq Portable now works with all graphics cards; Fixed various MDSI Genius bugs; Added segment limit checks and improved page fault checks for several CPU instructions - Memphis 15xx WINSETUP and Chicago 58s WINDISK.CPL no longer issue a GPF, and some S3 drivers that used to have glitches, now work correctly; Further improved the 808x emulation, also fixes the noticably choppy sound when using 808x CPU's, also fixes #355; OS/2 installer no logner locks up on splash screen on PS/2 Model 70 and 80, fixes #400. Fixed several Amstead bugs, GEM no longer crashes on the Amstrad 1640, fixes #391. Ported John Elliott's Amstrad fixes and improvement from PCem, and fixed the default language so it's correctly Engliish, fixes #278, fixes #389. Fixed a minor IDE timing bug, fixes #388. Fixed Toshiba T1000 RAM issues, fixes #379. Fixed EGA/(S)VGA overscan border handling, fixes #378; Got rid of the now long useless IDE channel 2 auto-removal, fixes #370; Fixed the BIOS files used by the AMSTRAD PC1512, fixes #366; Ported the Unicode CD image file name fix from VARCem, fixes #365; Fixed high density floppy disks on the Xi8088, fixes #359; Fixed some bugs in the Hercules emulation, fixes #346, fixes #358; Fixed the SCSI hard disk mode sense pages, fixes #356; Removed the AMI Unknown 386SX because of impossibility to identify the chipset, closes #349; Fixed bugs in the serial mouse emulation, fixes #344; Compiled 86Box binaries now include all the required .DLL's, fixes #341; Made some combo boxes in the Settings dialog slightly wider, fixes #276.
327 lines
9.2 KiB
C
327 lines
9.2 KiB
C
static int opPUNPCKLDQ_a16(uint32_t fetchdat)
|
|
{
|
|
MMX_ENTER();
|
|
|
|
fetch_ea_16(fetchdat);
|
|
if (cpu_mod == 3)
|
|
{
|
|
cpu_state.MM[cpu_reg].l[1] = cpu_state.MM[cpu_rm].l[0];
|
|
CLOCK_CYCLES(1);
|
|
}
|
|
else
|
|
{
|
|
uint32_t src;
|
|
|
|
SEG_CHECK_READ(cpu_state.ea_seg);
|
|
src = readmeml(easeg, cpu_state.eaaddr); if (cpu_state.abrt) return 0;
|
|
cpu_state.MM[cpu_reg].l[1] = src;
|
|
|
|
CLOCK_CYCLES(2);
|
|
}
|
|
return 0;
|
|
}
|
|
static int opPUNPCKLDQ_a32(uint32_t fetchdat)
|
|
{
|
|
MMX_ENTER();
|
|
|
|
fetch_ea_32(fetchdat);
|
|
if (cpu_mod == 3)
|
|
{
|
|
cpu_state.MM[cpu_reg].l[1] = cpu_state.MM[cpu_rm].l[0];
|
|
CLOCK_CYCLES(1);
|
|
}
|
|
else
|
|
{
|
|
uint32_t src;
|
|
|
|
SEG_CHECK_READ(cpu_state.ea_seg);
|
|
src = readmeml(easeg, cpu_state.eaaddr); if (cpu_state.abrt) return 0;
|
|
cpu_state.MM[cpu_reg].l[1] = src;
|
|
|
|
CLOCK_CYCLES(2);
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
static int opPUNPCKHDQ_a16(uint32_t fetchdat)
|
|
{
|
|
MMX_REG src;
|
|
MMX_ENTER();
|
|
|
|
fetch_ea_16(fetchdat);
|
|
MMX_GETSRC();
|
|
|
|
cpu_state.MM[cpu_reg].l[0] = cpu_state.MM[cpu_reg].l[1];
|
|
cpu_state.MM[cpu_reg].l[1] = src.l[1];
|
|
|
|
return 0;
|
|
}
|
|
static int opPUNPCKHDQ_a32(uint32_t fetchdat)
|
|
{
|
|
MMX_REG src;
|
|
MMX_ENTER();
|
|
|
|
fetch_ea_32(fetchdat);
|
|
MMX_GETSRC();
|
|
|
|
cpu_state.MM[cpu_reg].l[0] = cpu_state.MM[cpu_reg].l[1];
|
|
cpu_state.MM[cpu_reg].l[1] = src.l[1];
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int opPUNPCKLBW_a16(uint32_t fetchdat)
|
|
{
|
|
MMX_REG src;
|
|
MMX_ENTER();
|
|
|
|
fetch_ea_16(fetchdat);
|
|
MMX_GETSRC();
|
|
|
|
cpu_state.MM[cpu_reg].b[7] = src.b[3];
|
|
cpu_state.MM[cpu_reg].b[6] = cpu_state.MM[cpu_reg].b[3];
|
|
cpu_state.MM[cpu_reg].b[5] = src.b[2];
|
|
cpu_state.MM[cpu_reg].b[4] = cpu_state.MM[cpu_reg].b[2];
|
|
cpu_state.MM[cpu_reg].b[3] = src.b[1];
|
|
cpu_state.MM[cpu_reg].b[2] = cpu_state.MM[cpu_reg].b[1];
|
|
cpu_state.MM[cpu_reg].b[1] = src.b[0];
|
|
cpu_state.MM[cpu_reg].b[0] = cpu_state.MM[cpu_reg].b[0];
|
|
|
|
return 0;
|
|
}
|
|
static int opPUNPCKLBW_a32(uint32_t fetchdat)
|
|
{
|
|
MMX_REG src;
|
|
MMX_ENTER();
|
|
|
|
fetch_ea_32(fetchdat);
|
|
MMX_GETSRC();
|
|
|
|
cpu_state.MM[cpu_reg].b[7] = src.b[3];
|
|
cpu_state.MM[cpu_reg].b[6] = cpu_state.MM[cpu_reg].b[3];
|
|
cpu_state.MM[cpu_reg].b[5] = src.b[2];
|
|
cpu_state.MM[cpu_reg].b[4] = cpu_state.MM[cpu_reg].b[2];
|
|
cpu_state.MM[cpu_reg].b[3] = src.b[1];
|
|
cpu_state.MM[cpu_reg].b[2] = cpu_state.MM[cpu_reg].b[1];
|
|
cpu_state.MM[cpu_reg].b[1] = src.b[0];
|
|
cpu_state.MM[cpu_reg].b[0] = cpu_state.MM[cpu_reg].b[0];
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int opPUNPCKHBW_a16(uint32_t fetchdat)
|
|
{
|
|
MMX_REG src;
|
|
MMX_ENTER();
|
|
|
|
fetch_ea_16(fetchdat);
|
|
MMX_GETSRC();
|
|
|
|
cpu_state.MM[cpu_reg].b[0] = cpu_state.MM[cpu_reg].b[4];
|
|
cpu_state.MM[cpu_reg].b[1] = src.b[4];
|
|
cpu_state.MM[cpu_reg].b[2] = cpu_state.MM[cpu_reg].b[5];
|
|
cpu_state.MM[cpu_reg].b[3] = src.b[5];
|
|
cpu_state.MM[cpu_reg].b[4] = cpu_state.MM[cpu_reg].b[6];
|
|
cpu_state.MM[cpu_reg].b[5] = src.b[6];
|
|
cpu_state.MM[cpu_reg].b[6] = cpu_state.MM[cpu_reg].b[7];
|
|
cpu_state.MM[cpu_reg].b[7] = src.b[7];
|
|
|
|
return 0;
|
|
}
|
|
static int opPUNPCKHBW_a32(uint32_t fetchdat)
|
|
{
|
|
MMX_REG src;
|
|
MMX_ENTER();
|
|
|
|
fetch_ea_32(fetchdat);
|
|
MMX_GETSRC();
|
|
|
|
cpu_state.MM[cpu_reg].b[0] = cpu_state.MM[cpu_reg].b[4];
|
|
cpu_state.MM[cpu_reg].b[1] = src.b[4];
|
|
cpu_state.MM[cpu_reg].b[2] = cpu_state.MM[cpu_reg].b[5];
|
|
cpu_state.MM[cpu_reg].b[3] = src.b[5];
|
|
cpu_state.MM[cpu_reg].b[4] = cpu_state.MM[cpu_reg].b[6];
|
|
cpu_state.MM[cpu_reg].b[5] = src.b[6];
|
|
cpu_state.MM[cpu_reg].b[6] = cpu_state.MM[cpu_reg].b[7];
|
|
cpu_state.MM[cpu_reg].b[7] = src.b[7];
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int opPUNPCKLWD_a16(uint32_t fetchdat)
|
|
{
|
|
MMX_REG src;
|
|
MMX_ENTER();
|
|
|
|
fetch_ea_16(fetchdat);
|
|
MMX_GETSRC();
|
|
|
|
cpu_state.MM[cpu_reg].w[3] = src.w[1];
|
|
cpu_state.MM[cpu_reg].w[2] = cpu_state.MM[cpu_reg].w[1];
|
|
cpu_state.MM[cpu_reg].w[1] = src.w[0];
|
|
cpu_state.MM[cpu_reg].w[0] = cpu_state.MM[cpu_reg].w[0];
|
|
|
|
return 0;
|
|
}
|
|
static int opPUNPCKLWD_a32(uint32_t fetchdat)
|
|
{
|
|
MMX_REG src;
|
|
MMX_ENTER();
|
|
|
|
fetch_ea_32(fetchdat);
|
|
MMX_GETSRC();
|
|
|
|
cpu_state.MM[cpu_reg].w[3] = src.w[1];
|
|
cpu_state.MM[cpu_reg].w[2] = cpu_state.MM[cpu_reg].w[1];
|
|
cpu_state.MM[cpu_reg].w[1] = src.w[0];
|
|
cpu_state.MM[cpu_reg].w[0] = cpu_state.MM[cpu_reg].w[0];
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int opPUNPCKHWD_a16(uint32_t fetchdat)
|
|
{
|
|
MMX_REG src;
|
|
MMX_ENTER();
|
|
|
|
fetch_ea_16(fetchdat);
|
|
MMX_GETSRC();
|
|
|
|
cpu_state.MM[cpu_reg].w[0] = cpu_state.MM[cpu_reg].w[2];
|
|
cpu_state.MM[cpu_reg].w[1] = src.w[2];
|
|
cpu_state.MM[cpu_reg].w[2] = cpu_state.MM[cpu_reg].w[3];
|
|
cpu_state.MM[cpu_reg].w[3] = src.w[3];
|
|
|
|
return 0;
|
|
}
|
|
static int opPUNPCKHWD_a32(uint32_t fetchdat)
|
|
{
|
|
MMX_REG src;
|
|
MMX_ENTER();
|
|
|
|
fetch_ea_32(fetchdat);
|
|
MMX_GETSRC();
|
|
|
|
cpu_state.MM[cpu_reg].w[0] = cpu_state.MM[cpu_reg].w[2];
|
|
cpu_state.MM[cpu_reg].w[1] = src.w[2];
|
|
cpu_state.MM[cpu_reg].w[2] = cpu_state.MM[cpu_reg].w[3];
|
|
cpu_state.MM[cpu_reg].w[3] = src.w[3];
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int opPACKSSWB_a16(uint32_t fetchdat)
|
|
{
|
|
MMX_REG src, dst;
|
|
MMX_ENTER();
|
|
|
|
fetch_ea_16(fetchdat);
|
|
MMX_GETSRC();
|
|
dst = cpu_state.MM[cpu_reg];
|
|
|
|
cpu_state.MM[cpu_reg].sb[0] = SSATB(dst.sw[0]);
|
|
cpu_state.MM[cpu_reg].sb[1] = SSATB(dst.sw[1]);
|
|
cpu_state.MM[cpu_reg].sb[2] = SSATB(dst.sw[2]);
|
|
cpu_state.MM[cpu_reg].sb[3] = SSATB(dst.sw[3]);
|
|
cpu_state.MM[cpu_reg].sb[4] = SSATB(src.sw[0]);
|
|
cpu_state.MM[cpu_reg].sb[5] = SSATB(src.sw[1]);
|
|
cpu_state.MM[cpu_reg].sb[6] = SSATB(src.sw[2]);
|
|
cpu_state.MM[cpu_reg].sb[7] = SSATB(src.sw[3]);
|
|
|
|
return 0;
|
|
}
|
|
static int opPACKSSWB_a32(uint32_t fetchdat)
|
|
{
|
|
MMX_REG src, dst;
|
|
MMX_ENTER();
|
|
|
|
fetch_ea_32(fetchdat);
|
|
MMX_GETSRC();
|
|
dst = cpu_state.MM[cpu_reg];
|
|
|
|
cpu_state.MM[cpu_reg].sb[0] = SSATB(dst.sw[0]);
|
|
cpu_state.MM[cpu_reg].sb[1] = SSATB(dst.sw[1]);
|
|
cpu_state.MM[cpu_reg].sb[2] = SSATB(dst.sw[2]);
|
|
cpu_state.MM[cpu_reg].sb[3] = SSATB(dst.sw[3]);
|
|
cpu_state.MM[cpu_reg].sb[4] = SSATB(src.sw[0]);
|
|
cpu_state.MM[cpu_reg].sb[5] = SSATB(src.sw[1]);
|
|
cpu_state.MM[cpu_reg].sb[6] = SSATB(src.sw[2]);
|
|
cpu_state.MM[cpu_reg].sb[7] = SSATB(src.sw[3]);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int opPACKUSWB_a16(uint32_t fetchdat)
|
|
{
|
|
MMX_REG src, dst;
|
|
MMX_ENTER();
|
|
|
|
fetch_ea_16(fetchdat);
|
|
MMX_GETSRC();
|
|
dst = cpu_state.MM[cpu_reg];
|
|
|
|
cpu_state.MM[cpu_reg].b[0] = USATB(dst.sw[0]);
|
|
cpu_state.MM[cpu_reg].b[1] = USATB(dst.sw[1]);
|
|
cpu_state.MM[cpu_reg].b[2] = USATB(dst.sw[2]);
|
|
cpu_state.MM[cpu_reg].b[3] = USATB(dst.sw[3]);
|
|
cpu_state.MM[cpu_reg].b[4] = USATB(src.sw[0]);
|
|
cpu_state.MM[cpu_reg].b[5] = USATB(src.sw[1]);
|
|
cpu_state.MM[cpu_reg].b[6] = USATB(src.sw[2]);
|
|
cpu_state.MM[cpu_reg].b[7] = USATB(src.sw[3]);
|
|
|
|
return 0;
|
|
}
|
|
static int opPACKUSWB_a32(uint32_t fetchdat)
|
|
{
|
|
MMX_REG src, dst;
|
|
MMX_ENTER();
|
|
|
|
fetch_ea_32(fetchdat);
|
|
MMX_GETSRC();
|
|
dst = cpu_state.MM[cpu_reg];
|
|
|
|
cpu_state.MM[cpu_reg].b[0] = USATB(dst.sw[0]);
|
|
cpu_state.MM[cpu_reg].b[1] = USATB(dst.sw[1]);
|
|
cpu_state.MM[cpu_reg].b[2] = USATB(dst.sw[2]);
|
|
cpu_state.MM[cpu_reg].b[3] = USATB(dst.sw[3]);
|
|
cpu_state.MM[cpu_reg].b[4] = USATB(src.sw[0]);
|
|
cpu_state.MM[cpu_reg].b[5] = USATB(src.sw[1]);
|
|
cpu_state.MM[cpu_reg].b[6] = USATB(src.sw[2]);
|
|
cpu_state.MM[cpu_reg].b[7] = USATB(src.sw[3]);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int opPACKSSDW_a16(uint32_t fetchdat)
|
|
{
|
|
MMX_REG src, dst;
|
|
MMX_ENTER();
|
|
|
|
fetch_ea_16(fetchdat);
|
|
MMX_GETSRC();
|
|
dst = cpu_state.MM[cpu_reg];
|
|
|
|
cpu_state.MM[cpu_reg].sw[0] = SSATW(dst.sl[0]);
|
|
cpu_state.MM[cpu_reg].sw[1] = SSATW(dst.sl[1]);
|
|
cpu_state.MM[cpu_reg].sw[2] = SSATW(src.sl[0]);
|
|
cpu_state.MM[cpu_reg].sw[3] = SSATW(src.sl[1]);
|
|
|
|
return 0;
|
|
}
|
|
static int opPACKSSDW_a32(uint32_t fetchdat)
|
|
{
|
|
MMX_REG src, dst;
|
|
MMX_ENTER();
|
|
|
|
fetch_ea_32(fetchdat);
|
|
MMX_GETSRC();
|
|
dst = cpu_state.MM[cpu_reg];
|
|
|
|
cpu_state.MM[cpu_reg].sw[0] = SSATW(dst.sl[0]);
|
|
cpu_state.MM[cpu_reg].sw[1] = SSATW(dst.sl[1]);
|
|
cpu_state.MM[cpu_reg].sw[2] = SSATW(src.sl[0]);
|
|
cpu_state.MM[cpu_reg].sw[3] = SSATW(src.sl[1]);
|
|
|
|
return 0;
|
|
}
|