dc46480aa4
Added experimental NVidia Riva TNT2 emulation (patch from MoochMcGee); ASUS P/I-P54TP4XE, ASUS P/I-P55T2P4, and ASUS P/I-P55TVP4 are back; National Semiconductor PC87306 Super I/O chip now correctly reenables devices after a chip power cycle; Several FDC improvements and the behavior is now a bit closer to real hardware (based on actual tests); Added MR Intel Advanced/ATX with Microid Research BIOS with support for 4 floppy drives and up to 4 IDE controllers; Added floppy drives 3 and 4, bringing the maximum to 4; You can now connect hard disks to the tertiary IDE controller; Correct undocumented behavior of the LEA instruction with register is back on 286 and later CPU's; Pentium-rea models with Intel chipsets now have port 92 (with alternate reset and alternate A20 toggle); Overhauled DMA channel read and write routines and fixed cascading; Improved IMG detection of a bad BPB (or complete lack of a BPB); Added preliminary emulation of PS/2 1.44 MB and PC-98 1.25 MB 3-mode drives (both have an inverted DENSEL pin); Removed the incorrect Amstrad mouse patch from TheCollector1995; Fixed ATAPI CD-ROM disk change detection; Windows IOCTL CD-ROM handler now tries to use direct SCSI passthrough for more things, including obtaining CD-ROM capacity; The Diamond Stealth32 (ET4000/W32p) now also works correctly on the two Award SiS 496/497 boxes; The (S)VGA handler now converts 6-bit RAMDAC RGB channels to standard 8-bit RGB using a lookup table generated at emulator start, calculated using the correct intensity conversion method and treating intensity 64 as equivalent to 63; Moved a few options from the Configuration dialog box to the menu; SIO, PIIX, and PIIX3 now have the reset control register on port CF9 as they should; Several bugfixes.
87 lines
2.1 KiB
C
87 lines
2.1 KiB
C
/* Copyright holders: Sarah Walker
|
|
see COPYING for more details
|
|
*/
|
|
#include "ibm.h"
|
|
#include "cpu.h"
|
|
#include "io.h"
|
|
#include "mem.h"
|
|
#include "pit.h"
|
|
#include "timer.h"
|
|
|
|
#include "intel.h"
|
|
|
|
uint8_t batman_brdconfig(uint16_t port, void *p)
|
|
{
|
|
// pclog("batman_brdconfig read port=%04x\n", port);
|
|
switch (port)
|
|
{
|
|
case 0x73:
|
|
return 0xff;
|
|
case 0x75:
|
|
return 0xdf;
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
static uint16_t batman_timer_latch;
|
|
static int64_t batman_timer = 0;
|
|
static void batman_timer_over(void *p)
|
|
{
|
|
batman_timer = 0;
|
|
}
|
|
|
|
static void batman_timer_write(uint16_t addr, uint8_t val, void *p)
|
|
{
|
|
if (addr & 1)
|
|
batman_timer_latch = (batman_timer_latch & 0xff) | (val << 8);
|
|
else
|
|
batman_timer_latch = (batman_timer_latch & 0xff00) | val;
|
|
batman_timer = batman_timer_latch * TIMER_USEC;
|
|
}
|
|
|
|
static uint8_t batman_timer_read(uint16_t addr, void *p)
|
|
{
|
|
uint16_t batman_timer_latch;
|
|
|
|
cycles -= (int)PITCONST;
|
|
|
|
timer_clock();
|
|
|
|
if (batman_timer < 0)
|
|
return 0;
|
|
|
|
batman_timer_latch = batman_timer / TIMER_USEC;
|
|
|
|
if (addr & 1)
|
|
return batman_timer_latch >> 8;
|
|
return batman_timer_latch & 0xff;
|
|
}
|
|
|
|
void intel_batman_init()
|
|
{
|
|
io_sethandler(0x0073, 0x0001, batman_brdconfig, NULL, NULL, NULL, NULL, NULL, NULL);
|
|
io_sethandler(0x0075, 0x0001, batman_brdconfig, NULL, NULL, NULL, NULL, NULL, NULL);
|
|
|
|
io_sethandler(0x0078, 0x0002, batman_timer_read, NULL, NULL, batman_timer_write, NULL, NULL, NULL);
|
|
timer_add(batman_timer_over, &batman_timer, &batman_timer, NULL);
|
|
}
|
|
|
|
|
|
#if 0
|
|
uint8_t endeavor_brdconfig(uint16_t port, void *p)
|
|
{
|
|
// pclog("endeavor_brdconfig read port=%04x\n", port);
|
|
switch (port)
|
|
{
|
|
case 0x79:
|
|
return 0xff;
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
void intel_endeavor_init()
|
|
{
|
|
io_sethandler(0x0079, 0x0001, endeavor_brdconfig, NULL, NULL, NULL, NULL, NULL, NULL);
|
|
}
|
|
#endif
|