170 lines
4.7 KiB
C
170 lines
4.7 KiB
C
static int opMOVD_l_mm_a16(uint32_t fetchdat)
|
|
{
|
|
MMX_ENTER();
|
|
|
|
fetch_ea_16(fetchdat);
|
|
if (cpu_mod == 3)
|
|
{
|
|
cpu_state.MM[cpu_reg].l[0] = cpu_state.regs[cpu_rm].l;
|
|
cpu_state.MM[cpu_reg].l[1] = 0;
|
|
CLOCK_CYCLES(1);
|
|
}
|
|
else
|
|
{
|
|
uint32_t dst;
|
|
|
|
SEG_CHECK_READ(cpu_state.ea_seg);
|
|
dst = readmeml(easeg, cpu_state.eaaddr); if (cpu_state.abrt) return 1;
|
|
cpu_state.MM[cpu_reg].l[0] = dst;
|
|
cpu_state.MM[cpu_reg].l[1] = 0;
|
|
|
|
CLOCK_CYCLES(2);
|
|
}
|
|
return 0;
|
|
}
|
|
static int opMOVD_l_mm_a32(uint32_t fetchdat)
|
|
{
|
|
MMX_ENTER();
|
|
|
|
fetch_ea_32(fetchdat);
|
|
if (cpu_mod == 3)
|
|
{
|
|
cpu_state.MM[cpu_reg].l[0] = cpu_state.regs[cpu_rm].l;
|
|
cpu_state.MM[cpu_reg].l[1] = 0;
|
|
CLOCK_CYCLES(1);
|
|
}
|
|
else
|
|
{
|
|
uint32_t dst;
|
|
|
|
SEG_CHECK_READ(cpu_state.ea_seg);
|
|
dst = readmeml(easeg, cpu_state.eaaddr); if (cpu_state.abrt) return 1;
|
|
cpu_state.MM[cpu_reg].l[0] = dst;
|
|
cpu_state.MM[cpu_reg].l[1] = 0;
|
|
|
|
CLOCK_CYCLES(2);
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
static int opMOVD_mm_l_a16(uint32_t fetchdat)
|
|
{
|
|
MMX_ENTER();
|
|
|
|
fetch_ea_16(fetchdat);
|
|
if (cpu_mod == 3)
|
|
{
|
|
cpu_state.regs[cpu_rm].l = cpu_state.MM[cpu_reg].l[0];
|
|
CLOCK_CYCLES(1);
|
|
}
|
|
else
|
|
{
|
|
SEG_CHECK_WRITE(cpu_state.ea_seg);
|
|
CHECK_WRITE_COMMON(cpu_state.ea_seg, cpu_state.eaaddr, cpu_state.eaaddr + 3);
|
|
writememl(easeg, cpu_state.eaaddr, cpu_state.MM[cpu_reg].l[0]); if (cpu_state.abrt) return 1;
|
|
CLOCK_CYCLES(2);
|
|
}
|
|
return 0;
|
|
}
|
|
static int opMOVD_mm_l_a32(uint32_t fetchdat)
|
|
{
|
|
MMX_ENTER();
|
|
|
|
fetch_ea_32(fetchdat);
|
|
if (cpu_mod == 3)
|
|
{
|
|
cpu_state.regs[cpu_rm].l = cpu_state.MM[cpu_reg].l[0];
|
|
CLOCK_CYCLES(1);
|
|
}
|
|
else
|
|
{
|
|
SEG_CHECK_WRITE(cpu_state.ea_seg);
|
|
CHECK_WRITE_COMMON(cpu_state.ea_seg, cpu_state.eaaddr, cpu_state.eaaddr + 3);
|
|
writememl(easeg, cpu_state.eaaddr, cpu_state.MM[cpu_reg].l[0]); if (cpu_state.abrt) return 1;
|
|
CLOCK_CYCLES(2);
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
static int opMOVQ_q_mm_a16(uint32_t fetchdat)
|
|
{
|
|
MMX_ENTER();
|
|
|
|
fetch_ea_16(fetchdat);
|
|
if (cpu_mod == 3)
|
|
{
|
|
cpu_state.MM[cpu_reg].q = cpu_state.MM[cpu_rm].q;
|
|
CLOCK_CYCLES(1);
|
|
}
|
|
else
|
|
{
|
|
uint64_t dst;
|
|
|
|
SEG_CHECK_READ(cpu_state.ea_seg);
|
|
dst = readmemq(easeg, cpu_state.eaaddr); if (cpu_state.abrt) return 1;
|
|
cpu_state.MM[cpu_reg].q = dst;
|
|
CLOCK_CYCLES(2);
|
|
}
|
|
return 0;
|
|
}
|
|
static int opMOVQ_q_mm_a32(uint32_t fetchdat)
|
|
{
|
|
MMX_ENTER();
|
|
|
|
fetch_ea_32(fetchdat);
|
|
if (cpu_mod == 3)
|
|
{
|
|
cpu_state.MM[cpu_reg].q = cpu_state.MM[cpu_rm].q;
|
|
CLOCK_CYCLES(1);
|
|
}
|
|
else
|
|
{
|
|
uint64_t dst;
|
|
|
|
SEG_CHECK_READ(cpu_state.ea_seg);
|
|
dst = readmemq(easeg, cpu_state.eaaddr); if (cpu_state.abrt) return 1;
|
|
cpu_state.MM[cpu_reg].q = dst;
|
|
CLOCK_CYCLES(2);
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
static int opMOVQ_mm_q_a16(uint32_t fetchdat)
|
|
{
|
|
MMX_ENTER();
|
|
|
|
fetch_ea_16(fetchdat);
|
|
if (cpu_mod == 3)
|
|
{
|
|
cpu_state.MM[cpu_rm].q = cpu_state.MM[cpu_reg].q;
|
|
CLOCK_CYCLES(1);
|
|
}
|
|
else
|
|
{
|
|
SEG_CHECK_WRITE(cpu_state.ea_seg);
|
|
CHECK_WRITE_COMMON(cpu_state.ea_seg, cpu_state.eaaddr, cpu_state.eaaddr + 7);
|
|
writememq(easeg, cpu_state.eaaddr, cpu_state.MM[cpu_reg].q); if (cpu_state.abrt) return 1;
|
|
CLOCK_CYCLES(2);
|
|
}
|
|
return 0;
|
|
}
|
|
static int opMOVQ_mm_q_a32(uint32_t fetchdat)
|
|
{
|
|
MMX_ENTER();
|
|
|
|
fetch_ea_32(fetchdat);
|
|
if (cpu_mod == 3)
|
|
{
|
|
cpu_state.MM[cpu_rm].q = cpu_state.MM[cpu_reg].q;
|
|
CLOCK_CYCLES(1);
|
|
}
|
|
else
|
|
{
|
|
SEG_CHECK_WRITE(cpu_state.ea_seg);
|
|
CHECK_WRITE_COMMON(cpu_state.ea_seg, cpu_state.eaaddr, cpu_state.eaaddr + 7);
|
|
writememq(easeg, cpu_state.eaaddr, cpu_state.MM[cpu_reg].q); if (cpu_state.abrt) return 1;
|
|
CLOCK_CYCLES(2);
|
|
}
|
|
return 0;
|
|
}
|