starred/duckstation
1
0
Fork 0
mirror of https://github.com/stenzek/duckstation.git synced 2026-02-04 05:04:33 +00:00
Code Issues 1.1k Packages Projects Releases 20 Wiki Activity

CPU: Add cop0 breakpoint checks for coprocessor loadstores

Browse Source
This commit is contained in:
Stenzek
2026-01-06 13:36:03 +10:00
parent b1d1c76289
commit bff1f473d6
1 changed files with 43 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

44
src/core/cpu_core.cpp
View File

@@ -1974,6 +1974,12 @@ restart_instruction:
}
const VirtualMemoryAddress addr = ReadReg(inst.i.rs) + inst.i.imm_sext32();
if constexpr (debug)
{
Cop0DataBreakpointCheck<MemoryAccessType::Read>(addr);
MemoryBreakpointCheck<MemoryAccessType::Read>(addr);
}
u32 value;
if (!ReadMemoryWord(addr, &value))
return;
@@ -1997,6 +2003,12 @@ restart_instruction:
StallUntilGTEComplete();
const VirtualMemoryAddress addr = ReadReg(inst.i.rs) + inst.i.imm_sext32();
if constexpr (debug)
{
Cop0DataBreakpointCheck<MemoryAccessType::Write>(addr);
MemoryBreakpointCheck<MemoryAccessType::Write>(addr);
}
const u32 value = GTE::ReadRegister(ZeroExtend32(static_cast<u8>(inst.i.rt.GetValue())));
WriteMemoryWord(addr, value);
@@ -2005,16 +2017,46 @@ restart_instruction:
}
break;
// swc0/lwc0/cop1/cop3 are essentially no-ops
// cop1/cop3 are essentially no-ops
case InstructionOp::cop1:
case InstructionOp::cop3:
{
}
break;
case InstructionOp::lwc0:
case InstructionOp::lwc1:
case InstructionOp::lwc3:
{
// todo: check enable
// lwc0/1/3 should still perform the memory read, but discard the result
const VirtualMemoryAddress addr = ReadReg(inst.i.rs) + inst.i.imm_sext32();
if constexpr (debug)
{
Cop0DataBreakpointCheck<MemoryAccessType::Read>(addr);
MemoryBreakpointCheck<MemoryAccessType::Read>(addr);
}
u32 value;
ReadMemoryWord(addr, &value);
}
break;
break;
case InstructionOp::swc0:
case InstructionOp::swc1:
case InstructionOp::swc3:
{
// todo: check enable
// lwc0/1/3 should still perform the memory read, but discard the result
const VirtualMemoryAddress addr = ReadReg(inst.i.rs) + inst.i.imm_sext32();
if constexpr (debug)
{
Cop0DataBreakpointCheck<MemoryAccessType::Write>(addr);
MemoryBreakpointCheck<MemoryAccessType::Write>(addr);
}
WriteMemoryWord(addr, 0);
}
break;