mirror of
https://github.com/genesi/linux-legacy.git
synced 2026-05-19 13:06:19 +00:00
[PATCH] xtensa: Architecture support for Tensilica Xtensa Part 8
The attached patches provides part 8 of an architecture implementation for the Tensilica Xtensa CPU series. Signed-off-by: Chris Zankel <chris@zankel.net> Signed-off-by: Andrew Morton <akpm@osdl.org> Signed-off-by: Linus Torvalds <torvalds@osdl.org>
This commit is contained in:
committed by
Linus Torvalds
parent
e344b63eee
commit
7282bee787
29
include/asm-xtensa/platform-iss/hardware.h
Normal file
29
include/asm-xtensa/platform-iss/hardware.h
Normal file
@@ -0,0 +1,29 @@
|
||||
/*
|
||||
* include/asm-xtensa/platform-iss/hardware.h
|
||||
*
|
||||
* This file is subject to the terms and conditions of the GNU General Public
|
||||
* License. See the file "COPYING" in the main directory of this archive
|
||||
* for more details.
|
||||
*
|
||||
* Copyright (C) 2001 Tensilica Inc.
|
||||
*/
|
||||
|
||||
/*
|
||||
* This file contains the default configuration of ISS.
|
||||
*/
|
||||
|
||||
#ifndef __ASM_XTENSA_ISS_HARDWARE
|
||||
#define __ASM_XTENSA_ISS_HARDWARE
|
||||
|
||||
/*
|
||||
* Memory configuration.
|
||||
*/
|
||||
|
||||
#define PLATFORM_DEFAULT_MEM_START XSHAL_RAM_PADDR
|
||||
#define PLATFORM_DEFAULT_MEM_SIZE XSHAL_RAM_VSIZE
|
||||
|
||||
/*
|
||||
* Interrupt configuration.
|
||||
*/
|
||||
|
||||
#endif /* __ASM_XTENSA_ISS_HARDWARE */
|
||||
Reference in New Issue
Block a user