mirror of
https://github.com/genesi/linux-legacy.git
synced 2026-02-14 05:35:11 +00:00
161 lines
4.9 KiB
C
161 lines
4.9 KiB
C
/*
|
|
* Copyright (C) 2009-2010 Freescale Semiconductor, Inc. All Rights Reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along
|
|
* with this program; if not, write to the Free Software Foundation, Inc.,
|
|
* 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
|
|
*/
|
|
|
|
#ifndef _FSL_DEVICE_H_
|
|
#define _FSL_DEVICE_H_
|
|
|
|
#include <linux/types.h>
|
|
|
|
/*
|
|
* Some conventions on how we handle peripherals on Freescale chips
|
|
*
|
|
* unique device: a platform_device entry in fsl_plat_devs[] plus
|
|
* associated device information in its platform_data structure.
|
|
*
|
|
* A chip is described by a set of unique devices.
|
|
*
|
|
* Each sub-arch has its own master list of unique devices and
|
|
* enumerates them by enum fsl_devices in a sub-arch specific header
|
|
*
|
|
* The platform data structure is broken into two parts. The
|
|
* first is device specific information that help identify any
|
|
* unique features of a peripheral. The second is any
|
|
* information that may be defined by the board or how the device
|
|
* is connected externally of the chip.
|
|
*
|
|
* naming conventions:
|
|
* - platform data structures: <driver>_platform_data
|
|
* - platform data device flags: FSL_<driver>_DEV_<FLAG>
|
|
* - platform data board flags: FSL_<driver>_BRD_<FLAG>
|
|
*
|
|
*/
|
|
|
|
enum fsl_usb2_operating_modes {
|
|
FSL_USB2_MPH_HOST,
|
|
FSL_USB2_DR_HOST,
|
|
FSL_USB2_DR_DEVICE,
|
|
FSL_USB2_DR_OTG,
|
|
};
|
|
|
|
/* this used for usb port type */
|
|
enum fsl_usb2_modes {
|
|
FSL_USB_DR_HOST,
|
|
FSL_USB_DR_DEVICE,
|
|
FSL_USB_MPH_HOST1,
|
|
FSL_USB_MPH_HOST2,
|
|
FSL_USB_UNKNOWN, /* unkonwn status */
|
|
};
|
|
|
|
enum fsl_usb2_phy_modes {
|
|
FSL_USB2_PHY_NONE,
|
|
FSL_USB2_PHY_ULPI,
|
|
FSL_USB2_PHY_UTMI,
|
|
FSL_USB2_PHY_UTMI_WIDE,
|
|
FSL_USB2_PHY_SERIAL,
|
|
};
|
|
|
|
struct platform_device;
|
|
struct fsl_usb2_platform_data {
|
|
/* board specific information */
|
|
enum fsl_usb2_operating_modes operating_mode;
|
|
enum fsl_usb2_phy_modes phy_mode;
|
|
unsigned int port_enables;
|
|
|
|
char *name; /* pretty print */
|
|
int (*platform_init) (struct platform_device *);
|
|
void (*platform_uninit) (struct fsl_usb2_platform_data *);
|
|
void __iomem *regs; /* ioremap'd register base */
|
|
u32 phy_regs; /* usb phy register base */
|
|
u32 xcvr_type; /* PORTSC_PTS_* */
|
|
char *transceiver; /* transceiver name */
|
|
unsigned power_budget; /* for hcd->power_budget */
|
|
struct platform_device *pdev;
|
|
struct fsl_xcvr_ops *xcvr_ops;
|
|
struct fsl_xcvr_power *xcvr_pwr;
|
|
int (*gpio_usb_active) (void);
|
|
void (*gpio_usb_inactive) (void);
|
|
void (*usb_clock_for_pm) (bool);
|
|
void (*platform_suspend)(struct fsl_usb2_platform_data *);
|
|
void (*platform_resume)(struct fsl_usb2_platform_data *);
|
|
void (*wake_up_enable)(struct fsl_usb2_platform_data *pdata, bool on);
|
|
void (*platform_driver_vbus)(bool on); /* platform special function for vbus shutdown/open */
|
|
unsigned big_endian_mmio : 1;
|
|
unsigned big_endian_desc : 1;
|
|
unsigned es : 1; /* need USBMODE:ES */
|
|
unsigned have_sysif_regs : 1;
|
|
unsigned le_setup_buf : 1;
|
|
unsigned change_ahb_burst:1;
|
|
unsigned ahb_burst_mode:3;
|
|
unsigned suspended : 1;
|
|
unsigned already_suspended : 1;
|
|
|
|
u32 id_gpio;
|
|
/* register save area for suspend/resume */
|
|
u32 pm_command;
|
|
u32 pm_status;
|
|
u32 pm_intr_enable;
|
|
u32 pm_frame_index;
|
|
u32 pm_segment;
|
|
u32 pm_frame_list;
|
|
u32 pm_async_next;
|
|
u32 pm_configured_flag;
|
|
u32 pm_portsc;
|
|
};
|
|
|
|
/* Flags in fsl_usb2_mph_platform_data */
|
|
#define FSL_USB2_PORT0_ENABLED 0x00000001
|
|
#define FSL_USB2_PORT1_ENABLED 0x00000002
|
|
|
|
struct spi_device;
|
|
|
|
struct fsl_spi_platform_data {
|
|
u32 initial_spmode; /* initial SPMODE value */
|
|
s16 bus_num;
|
|
bool qe_mode;
|
|
/* board specific information */
|
|
u16 max_chipselect;
|
|
void (*cs_control)(struct spi_device *spi, bool on);
|
|
u32 sysclk;
|
|
};
|
|
|
|
struct fsl_ata_platform_data {
|
|
int adma_flag; /* AMDA mode is used or not, 1:used.*/
|
|
int udma_mask; /* UDMA modes h/w can handle */
|
|
int mwdma_mask; /* MDMA modes h/w can handle */
|
|
int pio_mask; /* PIO modes h/w can handle */
|
|
int fifo_alarm; /* value for fifo_alarm reg */
|
|
int max_sg; /* longest sglist h/w can handle */
|
|
int (*init)(struct platform_device *pdev);
|
|
void (*exit)(void);
|
|
char *io_reg;
|
|
char *core_reg;
|
|
};
|
|
|
|
struct mpc8xx_pcmcia_ops {
|
|
void(*hw_ctrl)(int slot, int enable);
|
|
int(*voltage_set)(int slot, int vcc, int vpp);
|
|
};
|
|
|
|
/* Returns non-zero if the current suspend operation would
|
|
* lead to a deep sleep (i.e. power removed from the core,
|
|
* instead of just the clock).
|
|
*/
|
|
int fsl_deep_sleep(void);
|
|
|
|
#endif /* _FSL_DEVICE_H_ */
|