mirror of
https://github.com/qemu/qemu.git
synced 2026-07-08 17:56:38 +00:00
a045f6a8e8
Defines generic 32- and 64-bit riscv machine interfaces for machines to implement. Reviewed-by: Pierrick Bouvier <pierrick.bouvier@linaro.org> Signed-off-by: Anton Johansson <anjo@rev.ng> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Acked-by: Alistair Francis <alistair.francis@wdc.com> Message-Id: <20260520-hw-riscv-cpu-int-v3-1-d1123ea63d9c@rev.ng> Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
21 lines
404 B
C
21 lines
404 B
C
/*
|
|
* QOM type definitions for riscv32 / riscv64 machines
|
|
*
|
|
* Copyright (c) rev.ng Labs Srl.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0-or-later
|
|
*/
|
|
|
|
#ifndef HW_RISCV_MACHINES_QOM_H
|
|
#define HW_RISCV_MACHINES_QOM_H
|
|
|
|
#include "hw/core/boards.h"
|
|
|
|
#define TYPE_TARGET_RISCV32_MACHINE \
|
|
"target-info-riscv32-machine"
|
|
|
|
#define TYPE_TARGET_RISCV64_MACHINE \
|
|
"target-info-riscv64-machine"
|
|
|
|
#endif
|