mirror of
https://github.com/qemu/qemu.git
synced 2026-07-08 17:56:38 +00:00
target-arm queue: * Implementation of various insns preparatory to FEAT_SVE2p2 * hw/arm/smmuv3: Make smmuv3 ATS, RIL, SSIDSIZE, and OAS 'auto' properties work * hw/pci/pci: Enforce pci_setup_iommu_per_bus() is called only once per bus * hw/arm/virt: Introduce Tegra241 CMDQV support for accelerated SMMUv3 * target/arm: honour CCR.BFHFNMIGN for probed data BusFaults * hw/arm/bcm2838: Route I2C interrupts to GIC # -----BEGIN PGP SIGNATURE----- # # iQJNBAABCAA3FiEE4aXFk81BneKOgxXPPCUl7RQ2DN4FAmoxnm0ZHHBldGVyLm1h # eWRlbGxAbGluYXJvLm9yZwAKCRA8JSXtFDYM3pkwEACvFoqnwXHW7hrRI8LneG38 # uAhRJmyUmuzCFFDL7AF9//eJFL37GuFWekifyzoaQdq3Agwh0rhjH1DXWK1jLCaV # jyidDrdZt7dn7VIgxUbfq9618kHtN16wvCJ1Dvi8YVqShpAKeXWTEj006qujiEth # oRqcHVzu2OeYNEw2wlf9jBWjk8j4Pq9PIho2qC2hALB95zFYjOu4aTcPO0sKnFu/ # DwBQyKPTuO+u7uiv4f12CoRQ1PxsSbpObLARmkaQXlwbKVddgHC0PyZDGKN4jRIy # 7w6A4JTEAnkk5btyPkNSm+iRonBnqrVbWOS7s4sOqQB6T6vCKtFIPh4jpL6Lt0ub # BExwssYLGc/YXkHPUEbxwiV8/8lKkJy89JRUN33HEyDU4N5SiMDElUF5tpXIWK58 # hT25QdARNILK0zahGaVhgzmX3tlBuFn/HeHZAJcRL1xLbbvvGNoNJaGHVU5jlbet # 07191qquh6oVW43vWbg+LuspIYgvdzJWoZ32zVn1ZGH+9+Au3+6K60dMDRA/JLXW # bpdF3ClvQHx34dHw8aVPbkh8Vbnz2C0R7jYTlvvQL5ibHX2jCeCdi6bt3gsZLGMB # j1AX+1MkYKttmfp7HubPkwR/p4VxHJB/MP8XL/oQNTjJGR4/C5qF7xdY3UO0JiaM # Eg0Fyw94SNW7nzziYAYF+A== # =rqLU # -----END PGP SIGNATURE----- # gpg: Signature made Tue 16 Jun 2026 15:05:17 EDT # gpg: using RSA key E1A5C593CD419DE28E8315CF3C2525ED14360CDE # gpg: issuer "peter.maydell@linaro.org" # gpg: Good signature from "Peter Maydell <peter.maydell@linaro.org>" [full] # gpg: aka "Peter Maydell <pmaydell@gmail.com>" [full] # gpg: aka "Peter Maydell <pmaydell@chiark.greenend.org.uk>" [full] # gpg: aka "Peter Maydell <peter@archaic.org.uk>" [unknown] # Primary key fingerprint: E1A5 C593 CD41 9DE2 8E83 15CF 3C25 25ED 1436 0CDE * tag 'pull-target-arm-20260616' of https://gitlab.com/pm215/qemu: (61 commits) target/arm: Implement floating-point log and convert to integer (zeroing) target/arm: Implement SVE floating-point convert (top, predicated, zeroing) target/arm: Enable zeroing in DO_FCVT{N, L}T macros in sve_helper.c target/arm: Implement FRINT{32,64}{X,Z} target/arm: Implement SCVTF, UCVTF (predicated, zeroing) target/arm: Implement Floating-point square root (predicated, zeroing) target/arm: Implement Floating-point convert (predicated, zeroing) target/arm: Implement Floating-point round to integral value (predicated, zeroing) target/arm: Add data argument to do_frint_mode target/arm: Implement SVE2 integer unary operations (predicated, zeroing) target/arm: Implement SVE reverse doublewords (zeroing) target/arm: Implement SVE reverse within elements (zeroing) target/arm: Implement SVE bitwise unary operations (predicated, zeroing) target/arm: Implement SVE integer unary operations (predicated, zeroing) target/arm: Expand DO_ZPZ in translate-sve.c target/arm: Enable zeroing in DO_ZPZ macros in sve_helper.c target/arm: Rename sve unary predicated patterns target/arm: Add feature predicates for SVE2.2 and SME2.2 hw/arm/bcm2838: Route I2C interrupts to GIC target/arm: honour CCR.BFHFNMIGN for probed data BusFaults ... Signed-off-by: Stefan Hajnoczi <stefanha@redhat.com>