mirror of
https://github.com/qemu/qemu.git
synced 2026-07-08 17:46:10 +00:00
cpus: Allocate maximum number of ASes supported by the arch
Instead of computing the number of address spaces used for a given architecture, machine, and CPU configuration, simplify the code by always allocating the maximum number of CPUAddressSpaces supported by the architecture. Signed-off-by: Gustavo Romero <gustavo.romero@linaro.org> Reviewed-by: Pierrick Bouvier <pierrick.bouvier@linaro.org> Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org> Message-ID: <20260116185814.108560-5-gustavo.romero@linaro.org>
This commit is contained in:
@@ -51,10 +51,6 @@ void tcg_iommu_free_notifier_list(CPUState *cpu);
|
||||
* The target-specific code which registers ASes is responsible
|
||||
* for defining what semantics address space 0, 1, 2, etc have.
|
||||
*
|
||||
* Before the first call to this function, the caller must set
|
||||
* cpu->num_ases to the total number of address spaces it needs
|
||||
* to support.
|
||||
*
|
||||
* Note that with KVM only one address space is supported.
|
||||
*/
|
||||
void cpu_address_space_init(CPUState *cpu, int asidx,
|
||||
|
||||
Reference in New Issue
Block a user