qemu/hw/sd at master - qemu

mirror of https://github.com/qemu/qemu.git synced 2026-04-05 22:00:58 +00:00

Files

Philippe Mathieu-Daudé cf430fa1f1 hw/riscv: Mark RISC-V specific peripherals as little-endian

These devices are only used by the RISC-V targets, which are
only built as little-endian. Therefore the DEVICE_NATIVE_ENDIAN
definition expand to DEVICE_LITTLE_ENDIAN (besides, the
DEVICE_BIG_ENDIAN case isn't tested). Simplify directly
using DEVICE_LITTLE_ENDIAN.

Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Message-Id: <20260318103122.97244-2-philmd@linaro.org>

2026-03-23 14:54:13 +01:00

allwinner-sdhost.c

include: move hw/qdev-properties.h to hw/core/

2025-12-27 10:11:07 +01:00

aspeed_sdhci.c

include: move hw/qdev-properties.h to hw/core/

2025-12-27 10:11:07 +01:00

bcm2835_sdhost.c

include: move hw/irq.h to hw/core/

2025-12-27 10:11:06 +01:00

cadence_sdhci.c

hw/riscv: Mark RISC-V specific peripherals as little-endian