mirror of
https://github.com/qemu/qemu.git
synced 2026-07-08 17:46:10 +00:00
b1475464f7
On a 32-bit HPPA CPU, the TLB update for a data translation happens with two consecutive instructions: IDTLBA and IDTLBP. The former sets the target page address, while the second sets the protection bits. There is no need to update the MMU after setting the address bits only, so delay the final update of the MMU until after the execution of the second instruction when the protection bits are known too. Signed-off-by: Helge Deller <deller@gmx.de>