mirror of
https://github.com/qemu/qemu.git
synced 2026-02-04 05:35:39 +00:00
5b67dbf1dc
The OpenRISC targets are only built as 32-bit: $ git grep TARGET_LONG_BITS configs/targets/or1k-* configs/targets/or1k-linux-user.mak:5:TARGET_LONG_BITS=32 configs/targets/or1k-softmmu.mak:5:TARGET_LONG_BITS=32 Therefore target_ulong always expands to uint32_t. Replace and adapt the API uses mechanically: target_ulong -> uint32_t target_long -> int32_t tl -> i32 TCGv -> TCGv_i32 tcg_temp_new -> tcg_temp_new_i32 tcg_global_mem_new -> tcg_global_mem_new_i32 VMSTATE_UINTTL -> VMSTATE_UINT32 There is no functional change (the migration stream is not modified). Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org> Reviewed-by: Anton Johansson <anjo@rev.ng> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-Id: <20251010070702.51484-14-philmd@linaro.org>
67 lines
2.3 KiB
C
67 lines
2.3 KiB
C
/*
|
|
* OpenRISC helper defines
|
|
*
|
|
* Copyright (c) 2011-2012 Jia Liu <proljc@gmail.com>
|
|
*
|
|
* This library is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
* License as published by the Free Software Foundation; either
|
|
* version 2.1 of the License, or (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
/* exception */
|
|
DEF_HELPER_FLAGS_2(exception, TCG_CALL_NO_WG, void, env, i32)
|
|
DEF_HELPER_FLAGS_1(ove_cy, TCG_CALL_NO_WG, void, env)
|
|
DEF_HELPER_FLAGS_1(ove_ov, TCG_CALL_NO_WG, void, env)
|
|
DEF_HELPER_FLAGS_1(ove_cyov, TCG_CALL_NO_WG, void, env)
|
|
|
|
/* float */
|
|
DEF_HELPER_FLAGS_1(update_fpcsr, TCG_CALL_NO_WG, void, env)
|
|
|
|
DEF_HELPER_FLAGS_2(itofd, TCG_CALL_NO_RWG, i64, env, i64)
|
|
DEF_HELPER_FLAGS_2(itofs, TCG_CALL_NO_RWG, i32, env, i32)
|
|
DEF_HELPER_FLAGS_2(ftoid, TCG_CALL_NO_RWG, i64, env, i64)
|
|
DEF_HELPER_FLAGS_2(ftois, TCG_CALL_NO_RWG, i32, env, i32)
|
|
DEF_HELPER_FLAGS_2(stod, TCG_CALL_NO_RWG, i64, env, i32)
|
|
DEF_HELPER_FLAGS_2(dtos, TCG_CALL_NO_RWG, i32, env, i64)
|
|
|
|
DEF_HELPER_FLAGS_4(float_madd_s, TCG_CALL_NO_RWG, i32, env, i32, i32, i32)
|
|
DEF_HELPER_FLAGS_4(float_madd_d, TCG_CALL_NO_RWG, i64, env, i64, i64, i64)
|
|
|
|
#define FOP_CALC(op) \
|
|
DEF_HELPER_FLAGS_3(float_ ## op ## _s, TCG_CALL_NO_RWG, i32, env, i32, i32) \
|
|
DEF_HELPER_FLAGS_3(float_ ## op ## _d, TCG_CALL_NO_RWG, i64, env, i64, i64)
|
|
FOP_CALC(add)
|
|
FOP_CALC(sub)
|
|
FOP_CALC(mul)
|
|
FOP_CALC(div)
|
|
FOP_CALC(rem)
|
|
#undef FOP_CALC
|
|
|
|
#define FOP_CMP(op) \
|
|
DEF_HELPER_FLAGS_3(float_ ## op ## _s, TCG_CALL_NO_RWG, i32, env, i32, i32) \
|
|
DEF_HELPER_FLAGS_3(float_ ## op ## _d, TCG_CALL_NO_RWG, i32, env, i64, i64)
|
|
FOP_CMP(eq)
|
|
FOP_CMP(lt)
|
|
FOP_CMP(le)
|
|
FOP_CMP(un)
|
|
FOP_CMP(ueq)
|
|
FOP_CMP(ule)
|
|
FOP_CMP(ult)
|
|
#undef FOP_CMP
|
|
|
|
/* interrupt */
|
|
DEF_HELPER_FLAGS_1(rfe, 0, void, env)
|
|
|
|
/* sys */
|
|
DEF_HELPER_FLAGS_3(mtspr, 0, void, env, i32, i32)
|
|
DEF_HELPER_FLAGS_3(mfspr, TCG_CALL_NO_WG, i32, env, i32, i32)
|