mirror of
https://github.com/qemu/qemu.git
synced 2026-07-08 17:46:10 +00:00
cf884c075e
The macro is no longer in use and can safely be dropped. Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Reviewed-by: Brian Cain <brian.cain@oss.qualcomm.com> Signed-off-by: Anton Johansson <anjo@rev.ng> Message-ID: <20260218-phys_addr-v6-7-a603bf363218@rev.ng> [PMD: Keep TARGET_PHYS_ADDR_SPACE_BITS poisoned] Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
29 lines
596 B
C
29 lines
596 B
C
/*
|
|
* RISC-V cpu parameters for qemu.
|
|
*
|
|
* Copyright (c) 2017-2018 SiFive, Inc.
|
|
* SPDX-License-Identifier: GPL-2.0-or-later
|
|
*/
|
|
|
|
#ifndef RISCV_CPU_PARAM_H
|
|
#define RISCV_CPU_PARAM_H
|
|
|
|
#if defined(TARGET_RISCV64)
|
|
# define TARGET_VIRT_ADDR_SPACE_BITS 48 /* sv48 */
|
|
#elif defined(TARGET_RISCV32)
|
|
# define TARGET_VIRT_ADDR_SPACE_BITS 32 /* sv32 */
|
|
#endif
|
|
#define TARGET_PAGE_BITS 12 /* 4 KiB Pages */
|
|
|
|
/*
|
|
* The current MMU Modes are:
|
|
* - U mode 0b000
|
|
* - S mode 0b001
|
|
* - M mode 0b011
|
|
* - U mode HLV/HLVX/HSV 0b100
|
|
* - S mode HLV/HLVX/HSV 0b101
|
|
* - M mode HLV/HLVX/HSV 0b111
|
|
*/
|
|
|
|
#endif
|