mirror of
https://github.com/qemu/qemu.git
synced 2026-02-14 05:35:55 +00:00
92c9983c06
Change the return type to abi_ulong, and pass in the cpu. Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
39 lines
1.1 KiB
C
39 lines
1.1 KiB
C
/* SPDX-License-Identifier: GPL-2.0-or-later */
|
|
|
|
#include "qemu/osdep.h"
|
|
#include "qemu.h"
|
|
#include "loader.h"
|
|
|
|
|
|
const char *get_elf_cpu_model(uint32_t eflags)
|
|
{
|
|
return "sh7785";
|
|
}
|
|
|
|
enum {
|
|
SH_CPU_HAS_FPU = 0x0001, /* Hardware FPU support */
|
|
SH_CPU_HAS_P2_FLUSH_BUG = 0x0002, /* Need to flush the cache in P2 area */
|
|
SH_CPU_HAS_MMU_PAGE_ASSOC = 0x0004, /* SH3: TLB way selection bit support */
|
|
SH_CPU_HAS_DSP = 0x0008, /* SH-DSP: DSP support */
|
|
SH_CPU_HAS_PERF_COUNTER = 0x0010, /* Hardware performance counters */
|
|
SH_CPU_HAS_PTEA = 0x0020, /* PTEA register */
|
|
SH_CPU_HAS_LLSC = 0x0040, /* movli.l/movco.l */
|
|
SH_CPU_HAS_L2_CACHE = 0x0080, /* Secondary cache / URAM */
|
|
SH_CPU_HAS_OP32 = 0x0100, /* 32-bit instruction support */
|
|
SH_CPU_HAS_PTEAEX = 0x0200, /* PTE ASID Extension support */
|
|
};
|
|
|
|
abi_ulong get_elf_hwcap(CPUState *cs)
|
|
{
|
|
SuperHCPU *cpu = SUPERH_CPU(cs);
|
|
abi_ulong hwcap = 0;
|
|
|
|
hwcap |= SH_CPU_HAS_FPU;
|
|
|
|
if (cpu->env.features & SH_FEATURE_SH4A) {
|
|
hwcap |= SH_CPU_HAS_LLSC;
|
|
}
|
|
|
|
return hwcap;
|
|
}
|