mirror of
https://github.com/qemu/qemu.git
synced 2026-02-04 05:35:39 +00:00
841bb7d96f
For SME2, we need to expose the new ZT0 register in the gdbstub XML. gdb documents that the requirements are: > The ‘org.gnu.gdb.aarch64.sme2’ feature is optional. If present, > then the ‘org.gnu.gdb.aarch64.sme’ feature must also be present. > The ‘org.gnu.gdb.aarch64.sme2’ feature should contain the > following: > > - ZT0 is a register of 512 bits (64 bytes). It is defined as a > vector of bytes. Implement this. Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org> Message-id: 20251017153027.969016-2-peter.maydell@linaro.org
10 lines
364 B
Makefile
10 lines
364 B
Makefile
TARGET_ARCH=aarch64
|
|
TARGET_BASE_ARCH=arm
|
|
TARGET_XML_FILES= gdb-xml/aarch64-core.xml gdb-xml/aarch64-fpu.xml gdb-xml/aarch64-pauth.xml gdb-xml/aarch64-mte.xml gdb-xml/aarch64-sme2.xml
|
|
TARGET_HAS_BFLT=y
|
|
CONFIG_SEMIHOSTING=y
|
|
CONFIG_ARM_COMPATIBLE_SEMIHOSTING=y
|
|
TARGET_SYSTBL_ABI=common,64,renameat,rlimit,memfd_secret
|
|
TARGET_SYSTBL=syscall_64.tbl
|
|
TARGET_LONG_BITS=64
|