claunia/86Box
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Don't apply the Deschutes cacheability fix to Covington

Browse Source
This commit is contained in:
RichardG867
2025-04-02 16:55:57 -03:00
parent 5158d6b59b
commit 4bd374a7df
1 changed files with 3 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
src/cpu/cpu.c
View File

@@ -2651,8 +2651,9 @@ cpu_ven_reset(void)
msr.mtrr_cap = 0x00000508ULL; msr.mtrr_cap = 0x00000508ULL;
/* 4 GB cacheable space on Deschutes 651h and later (including the 1632h /* 4 GB cacheable space on Deschutes 651h and later (including the 1632h
Overdrive) according to the Pentium II Processor Specification Update. */ Overdrive) according to the Pentium II Processor Specification Update.
if (cpu_s->cpuid_model >= 0x651) Covington 651h (no L2 cache) reports the same 512 MB value as Klamath. */
if (CPUID >= (!strncmp(cpu_f->internal_name, "celeron", 7) ? 0x660 : 0x651))
msr.bbl_cr_ctl3 |= 0x00300000; msr.bbl_cr_ctl3 |= 0x00300000;
break; break;