claunia/86Box
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
4,016 Commits 1 Branch 0 Tags
63ad6202fcae7f36f2c1e2b566e2e60340be78c3
Commit Graph

206 Commits

Author SHA1 Message Date
RichardG867
9604edb72d Merge branch 'master' of https://github.com/86Box/86Box 2020-10-30 14:18:31 -03:00
RichardG867
5e9250c303 Change PIPC ACPI fix to match coding style 2020-10-29 14:09:54 -03:00
RichardG867
f1ffa9b8ec Merge branch 'master' of https://github.com/86Box/86Box 
# Conflicts:
#	src/chipset/via_pipc.c
 2020-10-29 14:07:05 -03:00
Panagiotis
83b33431d7 VIA 694X & 693A Implementation 
Just to continue the VIA northbridge work
 2020-10-27 20:35:58 +02:00
Panagiotis
274508e744 removed PIPC logging 2020-10-23 13:48:32 +03:00
Panagiotis
c9ee3864bf Tiny fix on the VIA PIPC suspension. Fixes dozens of boards. 
For some reason. SCI suspension was programmed while it's read-only.
 2020-10-23 13:47:40 +03:00
RichardG867
fb1e59d7ee Fix VIA ELCR I/O port enable/disable register 2020-10-22 23:02:19 -03:00
OBattler
baee7c1530 And fixed them again, this time properly (verified by testing). 2020-10-20 21:53:47 +02:00
OBattler
2bda968594 Flash and Apollo fixes - fixes Flash corruption on the FIC KA-6130. 2020-10-20 21:29:45 +02:00
Panagiotis
3465198d32 Apollo ProMedia Implementation 
Needed for excessive 686A/B development
 2020-10-20 20:45:12 +03:00
OBattler
f1b59303ab Implemented VIA PIPC device PCI reset function and improved that of PIIX. 2020-10-20 18:38:41 +02:00
Panagiotis
bd83fe26fe Implemented Intel 82235 memory remapping capabilities 2020-10-19 10:45:50 +03:00
Panagiotis
4742698c85 Implemented the ALi M1489 SMRAM functionality 2020-10-19 10:45:14 +03:00
OBattler
6c72d834ef Fixed PIC ELCR priv pointers for the STPC and VIA VT82C49x. 2020-10-18 15:34:52 +02:00
RichardG867
8ed105feaf Fix VIA ISA bridge subsystem ID write 2020-10-17 20:17:36 -03:00
RichardG867
1816a189ee Fix VIA PIPC logging 2020-10-17 01:46:54 -03:00
RichardG867
02ca6493e5 Merge branch 'master' of https://github.com/86Box/86Box 2020-10-14 20:29:11 -03:00
OBattler
795a6017d2 PIC rewrite, proper SMRAM API, complete SiS 471 rewrite and addition of 40x, 460, and 461, changes to mem.c/h, disabled Voodoo memory dumping on exit, bumped SDL Hardware scale quality to 2, bumped IDE/ATAPI drives to ATA-6, finally bumped emulator version to 3.0, redid the bus type ID's to allow for planned ATAPI hard disks, made SST flash set its high mappings to the correct address if the CPU is 16-bit, and added the SiS 401 AMI 486 Clone, AOpen Vi15G, and the Soyo 4SA2 (486 with SiS 496/497 that can boot from CD-ROM), assorted 286+ protected mode fixes (for slightly more accuracy), and fixes to 808x emulation (MS Word 1.0 and 1.10 for DOS now work correctly from floppy). 2020-10-14 23:15:01 +02:00
RichardG867
65da6ae46f Merge branch 'master' of https://github.com/86Box/86Box 2020-10-14 16:33:40 -03:00
RichardG867
d876534e63 Proper masking of VIA IDE registers 2020-10-14 16:33:30 -03:00
OBattler
01362b3dc6 Implemented the 24-bit/32-bit ACPI timer toggle on the VIA PIPC. 2020-10-14 20:50:27 +02:00
RichardG867
2436141672 Merge branch 'master' of https://github.com/86Box/86Box 2020-10-13 19:28:41 -03:00
RichardG867
8d8ee14966 Implement VIA 686A/B Super I/O and hardware monitor + a handful of fixes 2020-10-13 19:27:48 -03:00
OBattler
a81f9514b6 Assorted fixes related to the SMSC southbridge - now all four IDE devices get UDMA-66. 2020-10-13 22:44:22 +02:00
OBattler
f465066ed2 The SMSC southbridge now initializes IDE regiters 0x45 and 0x46 to the correct values. 2020-10-13 21:49:55 +02:00
RichardG867
5238e38d38 Improve gating of VIA functions 2020-10-11 12:28:16 -03:00
RichardG867
e989c01639 Make the USB function disable bits cleaner 2020-10-11 12:09:56 -03:00
RichardG867
40aff51a2f Implement VIA main function disable bits 2020-10-11 11:45:06 -03:00
RichardG867
f7cccde087 VIA southbridge overhaul, day 2 2020-10-10 20:34:42 -03:00
RichardG867
9043d7b656 VIA southbridge overhaul, day 1.5 2020-10-10 17:02:33 -03:00
RichardG867
8f1f3bdc08 VIA southbridge overhaul, day 1 2020-10-09 23:07:56 -03:00
RichardG867
9e289b5433 Merge branch 'master' of https://github.com/86Box/86Box 2020-09-30 21:48:40 -03:00
RichardG867
c4484e3705 Small change to ALi M6117 logging 2020-09-30 21:08:13 -03:00
tiseno100
c2301c5b0c Silly shadow fix for the ACC 2168 2020-09-29 12:44:01 +03:00
tiseno100
233ec2ddf3 ACC 2168 improvements 2020-09-29 12:42:40 +03:00
tiseno100
dd914429d8 Added the Phoenix 486 Jumper Readout port 
A must have for Phoenix 486 machines
 2020-09-29 12:07:03 +03:00
Miran Grča
fffb0bb0f8 Merge pull request #1009 from richardg867/master 
PCI bridge support
 2020-09-23 06:04:08 +02:00
RichardG867
eb79cb1782 PCI/AGP bridge support, part 3 2020-09-20 19:13:09 -03:00
RichardG867
f459c676c4 PCI/AGP bridge support, part 2: now with VIA 2020-09-19 01:29:35 -03:00
RichardG867
3314bd4035 PCI/AGP bridge support, part 1 2020-09-19 00:56:12 -03:00
tiseno100
99b60d6422 Delete mcr.c 
There's no need for that anymore.
 2020-09-17 18:57:52 +03:00
tiseno100
280e69fb0c Revert changes. Keep the humane methods of initialization on the Intel 82335. 
The issue with the ADI was caused by the incorrect lock status on early initialization.
 2020-09-16 17:59:33 +03:00
tiseno100
8464883e22 Brute set configuration on the Intel 82335 
Fixes the ADI 386SX freezing while booting an OS when shadowing is on.
 2020-09-16 17:52:09 +03:00
tiseno100
e5de57cffb Removed Port 92h off the Intel 82335 
The chipset doesn't seem to use it.
 2020-09-14 13:24:34 +03:00
tiseno100
a364b10a51 Disabled logging once again -_- 2020-09-14 13:20:19 +03:00
tiseno100
270b585854 Fixed some shadow issues on the Intel 82335 
The lock register determines also if Shadowing is RW or RO.
 2020-09-14 13:18:29 +03:00
tiseno100
1dd64678f7 Cap definition names 2020-09-13 16:23:09 +03:00
tiseno100
07cd6e0994 A tiny change on the commentary 2020-09-12 15:02:52 +03:00
tiseno100
5f3c976fbe Some final touches on the Intel 82335 
Most I could potentially implement are now complete
- Added some commentary
- switched some complex algorithms into definitions for the sake of the code being clean
- Implemented the ROM size determination register just for some Shadow RAM sanity
 2020-09-12 15:01:20 +03:00
tiseno100
00c70a83b7 Added the Base Memory set register on the Intel 82335 
Enables/Disables the top 128KB of base system memory.
 2020-09-11 13:19:02 +03:00