starred/qemu-qemu-1
1
0
Fork 0
mirror of https://github.com/qemu/qemu.git synced 2026-04-05 21:46:25 +00:00
Code Issues Packages Projects Releases Wiki Activity

hw/misc/aspeed_i3c: Move to i3c directory

Browse Source 
Moves the Aspeed I3C model and traces into hw/i3c and creates I3C build
files.

Signed-off-by: Joe Komlodi <komlodi@google.com>
Reviewed-by: Patrick Venture <venture@google.com>
Reviewed-by: Titus Rwantare <titusr@google.com>
Reviewed-by: Cédric Le Goater <clg@redhat.com>
Reviewed-by: Jamin Lin <jamin_lin@aspeedtech.com>
Signed-off-by: Jamin Lin <jamin_lin@aspeedtech.com>
Tested-by: Jithu Joseph <jithu.joseph@oss.qualcomm.com>
Link: https://lore.kernel.org/qemu-devel/20260225021158.1586584-2-jamin_lin@aspeedtech.com
Signed-off-by: Cédric Le Goater <clg@redhat.com>
This commit is contained in:
Jamin Lin
2026-02-25 02:12:01 +00:00
committed by Cédric Le Goater
parent 402d5bf061
commit 4ef278c904
13 changed files with 20 additions and 9 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
hw/Kconfig
View File

@@ -13,6 +13,7 @@ source fsi/Kconfig
source gpio/Kconfig
source hyperv/Kconfig
source i2c/Kconfig
source i3c/Kconfig
source ide/Kconfig
source input/Kconfig
source intc/Kconfig

1
hw/arm/Kconfig
View File

@@ -545,6 +545,7 @@ config ASPEED_SOC
select DS1338
select FTGMAC100
select I2C
select I3C
select DPS310
select PCA9552
select PCA9554

2
hw/i3c/Kconfig Normal file
View File

@@ -0,0 +1,2 @@
config I3C
bool

2
hw/misc/aspeed_i3c.c → hw/i3c/aspeed_i3c.c
View File

@@ -10,7 +10,7 @@
#include "qemu/osdep.h"
#include "qemu/log.h"
#include "qemu/error-report.h"
#include "hw/misc/aspeed_i3c.h"
#include "hw/i3c/aspeed_i3c.h"
#include "hw/core/registerfields.h"
#include "hw/core/qdev-properties.h"
#include "qapi/error.h"

3
hw/i3c/meson.build Normal file
View File

@@ -0,0 +1,3 @@
i3c_ss = ss.source_set()
i3c_ss.add(when: 'CONFIG_ASPEED_SOC', if_true: files('aspeed_i3c.c'))
system_ss.add_all(when: 'CONFIG_I3C', if_true: i3c_ss)

7
hw/i3c/trace-events Normal file
View File

@@ -0,0 +1,7 @@
# See docs/devel/tracing.rst for syntax documentation.
# aspeed_i3c.c
aspeed_i3c_read(uint64_t offset, uint64_t data) "I3C read: offset 0x%" PRIx64 " data 0x%" PRIx64
aspeed_i3c_write(uint64_t offset, uint64_t data) "I3C write: offset 0x%" PRIx64 " data 0x%" PRIx64
aspeed_i3c_device_read(uint32_t deviceid, uint64_t offset, uint64_t data) "I3C Dev[%u] read: offset 0x%" PRIx64 " data 0x%" PRIx64
aspeed_i3c_device_write(uint32_t deviceid, uint64_t offset, uint64_t data) "I3C Dev[%u] write: offset 0x%" PRIx64 " data 0x%" PRIx64

2
hw/i3c/trace.h Normal file
View File

@@ -0,0 +1,2 @@
/* SPDX-License-Identifier: GPL-2.0-or-later */
#include "trace/trace-hw_i3c.h"

1
hw/meson.build
View File

@@ -35,6 +35,7 @@ subdir('dma')
subdir('gpio')
subdir('hyperv')
subdir('i2c')
subdir('i3c')
subdir('ide')
subdir('input')
subdir('intc')

1
hw/misc/meson.build
View File

@@ -135,7 +135,6 @@ system_ss.add(when: 'CONFIG_PVPANIC_MMIO', if_true: files('pvpanic-mmio.c'))
system_ss.add(when: 'CONFIG_AUX', if_true: files('auxbus.c'))
system_ss.add(when: 'CONFIG_ASPEED_SOC', if_true: files(
'aspeed_hace.c',
'aspeed_i3c.c',
'aspeed_lpc.c',
'aspeed_ltpi.c',
'aspeed_pwm.c',

6
hw/misc/trace-events
View File

@@ -293,12 +293,6 @@ armsse_mhu_write(uint64_t offset, uint64_t data, unsigned size) "SSE-200 MHU wri
# aspeed_xdma.c
aspeed_xdma_write(uint64_t offset, uint64_t data) "XDMA write: offset 0x%" PRIx64 " data 0x%" PRIx64
# aspeed_i3c.c
aspeed_i3c_read(uint64_t offset, uint64_t data) "I3C read: offset 0x%" PRIx64 " data 0x%" PRIx64
aspeed_i3c_write(uint64_t offset, uint64_t data) "I3C write: offset 0x%" PRIx64 " data 0x%" PRIx64
aspeed_i3c_device_read(uint32_t deviceid, uint64_t offset, uint64_t data) "I3C Dev[%u] read: offset 0x%" PRIx64 " data 0x%" PRIx64
aspeed_i3c_device_write(uint32_t deviceid, uint64_t offset, uint64_t data) "I3C Dev[%u] write: offset 0x%" PRIx64 " data 0x%" PRIx64
# aspeed_pwm.c
aspeed_pwm_read(uint64_t offset, uint64_t data) "read: offset 0x%" PRIx64 " data 0x%" PRIx64
aspeed_pwm_write(uint64_t offset, uint64_t data) "write: offset 0x%" PRIx64 " data 0x%" PRIx64

2
include/hw/arm/aspeed_soc.h
View File

@@ -23,7 +23,7 @@
#include "hw/timer/aspeed_timer.h"
#include "hw/rtc/aspeed_rtc.h"
#include "hw/i2c/aspeed_i2c.h"
#include "hw/misc/aspeed_i3c.h"
#include "hw/i3c/aspeed_i3c.h"
#include "hw/ssi/aspeed_smc.h"
#include "hw/misc/aspeed_hace.h"
#include "hw/misc/aspeed_sbc.h"

0
include/hw/misc/aspeed_i3c.h → include/hw/i3c/aspeed_i3c.h
View File

1
meson.build
View File

@@ -3614,6 +3614,7 @@ if have_system
'hw/fsi',
'hw/hyperv',
'hw/i2c',
'hw/i3c',
'hw/i386',
'hw/i386/xen',
'hw/i386/kvm',