mirror of
https://github.com/qemu/qemu.git
synced 2026-07-08 17:46:17 +00:00
hw/arm/msf2-som: Fix spansion-cr2nv value for S25FL128S
The emcraft-sf2 board set spansion-cr2nv to 1, which the old m25p80 code treated as a byte count. With the dummy cycle to byte conversion fix, CR2V=1 at SPI x1 is 1 bit, not byte-aligned, and triggers an assertion. Use the S25FL128S default of 0x8 (8 cycles = 1 byte at SPI x1), preserving the same runtime behavior. Signed-off-by: Cédric Le Goater <clg@redhat.com> Reviewed-by: Bin Meng <bin.meng@processmission.com> Tested-by: Philippe Mathieu-Daudé <philmd@oss.qualcomm.com> Message-Id: <20d58663-a8d1-41ff-9348-cae4982c30f0@redhat.com> Signed-off-by: Philippe Mathieu-Daudé <philmd@oss.qualcomm.com>
This commit is contained in:
committed by
Philippe Mathieu-Daudé
parent
5bcedae7a7
commit
08557a089e
@@ -84,7 +84,7 @@ static void emcraft_sf2_s2s010_init(MachineState *machine)
|
||||
/* Attach SPI flash to SPI0 controller */
|
||||
spi_bus = qdev_get_child_bus(dev, "spi0");
|
||||
spi_flash = qdev_new("s25sl12801"); /* Spansion S25FL128SDPBHICO */
|
||||
qdev_prop_set_uint8(spi_flash, "spansion-cr2nv", 1);
|
||||
qdev_prop_set_uint8(spi_flash, "spansion-cr2nv", 0x8);
|
||||
if (dinfo) {
|
||||
qdev_prop_set_drive_err(spi_flash, "drive",
|
||||
blk_by_legacy_dinfo(dinfo), &error_fatal);
|
||||
|
||||
Reference in New Issue
Block a user