starred/qemu-qemu
1
0
Fork 0
mirror of https://github.com/qemu/qemu.git synced 2026-07-08 17:46:17 +00:00
Code Issues Packages Projects Releases Wiki Activity

tcg: Introduce tcg_gen_addN_i64

Browse Source 
Add a helper for multi-limb 64-bit addition. The helper emits native
carry-chain TCG ops when they are available and falls back to explicit
carry propagation otherwise.

This lets target translators build wider integer accumulators inline
without open-coding the same add-with-carry sequence at each use site.

Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: James Hilliard <james.hilliard1@gmail.com>
Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Message-Id: <20260520172313.23777-17-philmd@linaro.org>
This commit is contained in:
Richard Henderson
2026-05-17 18:07:25 -07:00
committed by Philippe Mathieu-Daudé
parent bb4caed97b
commit 8bbb1a1807
2 changed files with 43 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
include/tcg/tcg-op-common.h
View File

@@ -253,6 +253,7 @@ void tcg_gen_sub2_i64(TCGv_i64 rl, TCGv_i64 rh, TCGv_i64 al,
TCGv_i64 ah, TCGv_i64 bl, TCGv_i64 bh);
void tcg_gen_addcio_i64(TCGv_i64 r, TCGv_i64 co,
TCGv_i64 a, TCGv_i64 b, TCGv_i64 ci);
void tcg_gen_addN_i64(int n, TCGv_i64 *r, TCGv_i64 *a, TCGv_i64 *b);
void tcg_gen_mulu2_i64(TCGv_i64 rl, TCGv_i64 rh, TCGv_i64 arg1, TCGv_i64 arg2);
void tcg_gen_muls2_i64(TCGv_i64 rl, TCGv_i64 rh, TCGv_i64 arg1, TCGv_i64 arg2);
void tcg_gen_mulsu2_i64(TCGv_i64 rl, TCGv_i64 rh, TCGv_i64 arg1, TCGv_i64 arg2);

42
tcg/tcg-op.c
View File

@@ -2275,6 +2275,48 @@ void tcg_gen_addcio_i64(TCGv_i64 r, TCGv_i64 co,
}
}
void tcg_gen_addN_i64(int n, TCGv_i64 *r, TCGv_i64 *a, TCGv_i64 *b)
{
tcg_debug_assert(n > 2);
/* ??? Don't allow overlap for now. */
for (int i = 0; i < n - 1; ++i) {
for (int j = i + 1; j < n; ++j) {
tcg_debug_assert(r[i] != a[j]);
tcg_debug_assert(r[i] != b[j]);
}
}
if (tcg_op_supported(INDEX_op_addci, TCG_TYPE_I64, 0)) {
tcg_gen_op3_i64(INDEX_op_addco, r[0], a[0], b[0]);
for (int i = 1; i < n - 1; ++i) {
tcg_gen_op3_i64(INDEX_op_addcio, r[i], a[i], b[i]);
}
tcg_gen_op3_i64(INDEX_op_addci, r[n - 1], a[n - 1], b[n - 1]);
} else {
TCGv_i64 t = tcg_temp_ebb_new_i64();
TCGv_i64 c = tcg_temp_ebb_new_i64();
tcg_gen_add_i64(t, a[0], b[0]);
tcg_gen_setcond_i64(TCG_COND_LTU, c, t, a[0]);
tcg_gen_mov_i64(r[0], t);
for (int i = 1; i < n - 1; ++i) {
tcg_gen_add_i64(t, a[i], c);
tcg_gen_setcond_i64(TCG_COND_LTU, c, t, c);
tcg_gen_add_i64(r[i], b[i], t);
tcg_gen_setcond_i64(TCG_COND_LTU, t, r[i], t);
tcg_gen_or_i64(c, c, t);
}
tcg_gen_add_i64(r[n - 1], a[n - 1], b[n - 1]);
tcg_gen_add_i64(r[n - 1], r[n - 1], c);
tcg_temp_free_i64(t);
tcg_temp_free_i64(c);
}
}
void tcg_gen_sub2_i64(TCGv_i64 rl, TCGv_i64 rh, TCGv_i64 al,
TCGv_i64 ah, TCGv_i64 bl, TCGv_i64 bh)
{