aaru-dps/Aaru.Checksums.Native
1
0
Fork 0
mirror of https://github.com/aaru-dps/Aaru.Checksums.Native.git synced 2025-12-16 11:14:29 +00:00
Code Issues Packages Projects Releases Wiki Activity
43 Commits 1 Branch 0 Tags
c936a649bb9cba9f3a66b55e67e93235b4696b83
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Natalia Portillo c936a649bb Add unit tests.
2021-10-05 01:58:31 +01:00
tests
Add unit tests.
2021-10-05 01:58:31 +01:00
.clang-format
Reformat.
2021-09-22 01:27:28 +01:00
.editorconfig
Initial commit.
2021-09-21 20:33:32 +01:00
.gitignore
Initial commit.
2021-09-21 20:33:32 +01:00
.gitmodules
Add unit tests.
2021-10-05 01:58:31 +01:00
Aaru.Checksums.Native.nuspec
Add NuGet package specification.
2021-09-26 20:00:24 +01:00
adler32_avx2.c
Add NEON implementation for Adler32.
2021-09-29 01:27:02 +01:00
adler32_neon.c
Add NEON implementation for Adler32.
2021-09-29 01:27:02 +01:00
adler32_ssse3.c
Fix compilation for SSSE3.
2021-10-05 00:31:52 +01:00
adler32.c
Add NEON implementation for Adler32.
2021-09-29 01:27:02 +01:00
adler32.h
Add NEON implementation for Adler32.
2021-09-29 01:27:02 +01:00
build.sh
Add NuGet package specification.
2021-09-26 20:00:24 +01:00
CMakeLists.txt
Add unit tests.
2021-10-05 01:58:31 +01:00
crc16_ccitt.c
Change CRC algorithms to use slicing.
2021-09-22 20:09:52 +01:00
crc16_ccitt.h
Change CRC algorithms to use slicing.
2021-09-22 20:09:52 +01:00
crc16.c
Change CRC algorithms to use slicing.
2021-09-22 20:09:52 +01:00
crc16.h
Change CRC algorithms to use slicing.
2021-09-22 20:09:52 +01:00
crc32_arm_simd.c
Fix CRC32 using ARM SIMD being reversed when not needed.
2021-10-01 03:40:29 +01:00
crc32_clmul.c
Separate common parts of SIMD CRC32.
2021-10-05 00:33:05 +01:00
crc32_simd.h
Separate common parts of SIMD CRC32.
2021-10-05 00:33:05 +01:00
crc32_vmull.c
Add ARM SIMD VMULL implementation of CRC32.
2021-10-05 00:33:48 +01:00
crc32.c
Add ARM SIMD VMULL implementation of CRC32.
2021-10-05 00:33:48 +01:00
crc32.h
Add ARM SIMD VMULL implementation of CRC32.
2021-10-05 00:33:48 +01:00
crc64_clmul.c
Condition compilation of CLMUL to IA32/AMD64 and check if it's available before executing.
2021-09-26 17:37:50 +01:00
crc64.c
Condition compilation of CLMUL to IA32/AMD64 and check if it's available before executing.
2021-09-26 17:37:50 +01:00
crc64.h
Condition compilation of CLMUL to IA32/AMD64 and check if it's available before executing.
2021-09-26 17:37:50 +01:00
fletcher16.c
Use multiple sum algorithm from zlib for Adler and Fletcher checksums.
2021-09-22 23:49:32 +01:00
fletcher16.h
Use multiple sum algorithm from zlib for Adler and Fletcher checksums.
2021-09-22 23:49:32 +01:00
fletcher32.c
Use multiple sum algorithm from zlib for Adler and Fletcher checksums.
2021-09-22 23:49:32 +01:00
fletcher32.h
Use multiple sum algorithm from zlib for Adler and Fletcher checksums.
2021-09-22 23:49:32 +01:00
library.h
Add definition for forcing inlining.
2021-10-05 00:31:21 +01:00
LICENSE
Initial commit.
2021-09-21 20:33:32 +01:00
simd.c
Add detection for ARM AES extensions.
2021-10-05 00:31:37 +01:00
simd.h
Fix SIMD definitions and add more definitions for ARM.
2021-10-05 00:30:24 +01:00
spamsum.c
Change CRC algorithms to use slicing.
2021-09-22 20:09:52 +01:00
spamsum.h
Change spamsum API.
2021-09-22 17:04:03 +01:00
Description
C and asm optimized versions of checksums needed by Aaru
LGPL-2.1 1.5 MiB
Languages
C 80.1%
C++ 15.9%
Shell 2.4%
CMake 1.6%