Files
qemu/include/hw
Anton Johansson a045f6a8e8 hw/riscv: Register generic riscv[32|64] QOM interfaces
Defines generic 32- and 64-bit riscv machine interfaces for machines to
implement.

Reviewed-by: Pierrick Bouvier <pierrick.bouvier@linaro.org>
Signed-off-by: Anton Johansson <anjo@rev.ng>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Acked-by: Alistair Francis <alistair.francis@wdc.com>
Message-Id: <20260520-hw-riscv-cpu-int-v3-1-d1123ea63d9c@rev.ng>
Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
2026-05-27 08:03:27 +02:00
..
2025-12-27 10:11:08 +01:00
2026-03-09 16:45:24 +01:00
2025-12-27 10:11:08 +01:00
2025-12-27 10:11:08 +01:00
2025-12-27 10:11:08 +01:00
2026-02-04 08:24:29 +01:00
2026-04-24 21:27:14 +02:00
2025-12-27 10:11:08 +01:00
2026-02-27 14:22:07 +01:00
2025-12-27 10:11:08 +01:00
2026-01-20 19:51:36 +01:00
2025-12-27 10:11:08 +01:00